Upload File

5. b52&.3, b9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2...

  • Home
  • Documents
  • 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def
27
5 5 4 4 3 3 2 2 1 1 D D C C B B A A 1oz(35um) Hoz(18um) Hoz(18um) Prepreg 1080*1 (75um) GND1 POWER TOP 6 LAYERS PCB STACK（ e.g . PCB=1 . 6 mm ） Note： 器 件 参 数 说 明 1： 如 果Val ue为 D N P ， 说 明 暂 时 不 贴 。 2： 如 果Opti on有 D N P ， 说 明预留先不贴。 RK3399_ROCKPI4_V1.3 Silkscreen（ 25um ） Prepreg 2116*1 (115um) Adjust Core （ 465um ） Prepreg 2116*1 (115um) Prepreg 1080*1 (75um) 1oz(35um) Silkscreen（ 25um ） Hoz(18um) Hoz(18um) BOTTOM SIGNAL GND2 01.Index 02.Change List 03.Power Tree 04.I2C Map 05.Power Domain Map 06.RK3399 Power 07.RK3399 PMU Controler 08.RK3399 DDR Controler 09.RK3399 Flash&SDMMC Controler 10.RK3399 USB/USIC Controler 11.RK3399 SARADC/Key 12.RK3399 DVP Interface 13.RK3399 Display Interface 14.RK3399 GPIO 15.RK3399 PCIE 16.Power-DC IN 17.Power-PMIC RK808-D 18.USB OTG/HOST Port 19.USB Type-C Port 20.RAM-LPDDR3(178P) 21.Memory-eMMC 22.WIFI/BTMIMO-AP6354 23.TF Card 24.HDMI Output 25.PCIe NGFF/M.2 26.CONNECTOR CONTENT INDEXING Project: File: Date: Designed by: Rev: Sheet: of Tuesday, March 19, 2019 <Page name> V1.3 1 27 RK3399_ROCKPI4 Project: File: Date: Designed by: Rev: Sheet: of Tuesday, March 19, 2019 <Page name> V1.3 1 27 RK3399_ROCKPI4 Project: File: Date: Designed by: Rev: Sheet: of Tuesday, March 19, 2019 <Page name> V1.3 1 27 RK3399_ROCKPI4 M4 MARK MARK M1 MARK MARK M3 MARK MARK M6 MARK MARK M5 MARK MARK H2 HOLE HOLE/PTH/R6D3.5 1 H4 HOLE HOLE/PTH/R6D3.5 1 M2 MARK MARK H1 HOLE HOLE/PTH/R6D3.5 1 H3 HOLE HOLE/PTH/R6D3.5 1

Upload: others

Post on 31-Jan-2020

12 views

Category:

Documents


0 download

Report

TRANSCRIPT

Page 1: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

1oz(35um)

Hoz(18um)

Hoz(18um)

Prepreg 1080*1 (75um)

GND1

POWER

TOP

6 LAYERS PCB STACK（e. g. PCB=1. 6 mm）

Note：器 件 参 数说 明1： 如 果Val ue为 D N P ， 说 明暂时 不 贴 。2： 如 果Opti on有 D N P ， 说 明预留先不贴。

RK3399_ROCKPI4_V1.3

Silkscreen（25um）

Prepreg 2116*1 (115um)

Adjust Core （465um）

Prepreg 2116*1 (115um)

Prepreg 1080*1 (75um)

1oz(35um)

Silkscreen（25um）

Hoz(18um)

Hoz(18um)

BOTTOM

SIGNAL

GND2

01.Index02.Change List03.Power Tree04.I2C Map05.Power Domain Map06.RK3399 Power07.RK3399 PMU Controler08.RK3399 DDR Controler09.RK3399 Flash&SDMMC Controler10.RK3399 USB/USIC Controler11.RK3399 SARADC/Key12.RK3399 DVP Interface13.RK3399 Display Interface14.RK3399 GPIO15.RK3399 PCIE16.Power-DC IN17.Power-PMIC RK808-D18.USB OTG/HOST Port19.USB Type-C Port20.RAM-LPDDR3(178P)21.Memory-eMMC22.WIFI/BTMIMO-AP635423.TF Card24.HDMI Output25.PCIe NGFF/M.226.CONNECTOR

CONTENT INDEXING

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.31 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.31 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.31 27

RK3399_ROCKPI4

M4MARKMARK

M1MARKMARK

M3MARKMARK

M6MARKMARK

M5MARKMARK

H2HOLEHOLE/PTH/R6D3.5

1

H4HOLEHOLE/PTH/R6D3.5

1

M2MARKMARK

H1HOLE

HOLE/PTH/R6D3.5

1

H3HOLEHOLE/PTH/R6D3.5

1

Page 2: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

ApprovedAuthor Change Note DateVersion

V1.0 201708 Charlie First edition

Change List

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.32 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.32 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.32 27

RK3399_ROCKPI4

Page 3: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

RK3399 POWER DIAGRAM

VCC5V0_USB 5.1V

VCC_1V8

PMIC RK808 LDO8300mA,1.8-3.4VTBD uA shutdown

VCC_3V0

VCC_1V5VDDPST of APIO2/APIO4150mA,0.8-2.5V

TBD uA shutdownS0/OFF/OFF

PMIC RK808 LDO6

PMIC RK808 BUCK42A,1.8-3.3VTBD uA shutdown

VDD_CENTERS0/OFF/OFFVDD of SOC center

PMIC RK808 VSW15A,200mohmTBD uA shutdown

VCC12V_DCIN DCAdapter

12V

PMIC RK808 BUCK15A,0.7-1.5VTBD uA shutdown

S0/OFF/OFFVDD of APIO2/APIO4/PMUIO2

5A,0.7-1.5VTBD uA shutdown

PMIC RK808 BUCK21480mA/TBD/TBDS0/OFF/OFFVDD of Quard-A53

VDD_CPU_L

VDDQ of DDR

S0/S3/OFFVDD of DDR CTRL

VDDCA/VDD2 of DDR S0/S3/OFFVCC_DDR

S0/S3/OFF

PMIC RK808 BUCK32.5A,1.0-1.8VTBD uA shutdown

S0/S3/OFF 234mA/<4mA/TBDVDD of EMMC CRTL,VDDQ of EMMC FLASH IOVCC1V8_EMMC

S0/S3/OFFVDDIO of WIFI+BT moduleVCC1V8_WIFI

10.6mA/4.25mA/TBDVDDIO/VDDPST of GPIO S0/S3/OFF

VCC1V8_IO

VDD1 of LPDDR3 S0/S3/OFF 49.7mA/940uA/TBD uAVCC1V8_DDR

20mA/0.3mA/TBD

PMIC RK808 LDO3100mA,0.8-2.5VTBD uA shutdown

VCCA_1V8

VDD of PMU PLL

VCC1V8_PMUIO1VDDIO/VDDPST of PMUIO1

S0/S3/OFFS0/S3/OFF 5mA/133uA/TBD

VCC1V8_PMUPLL9.6mA/1.01mA/TBD

S0/S3/OFFVCC1V8_PLL

AVDD of PLL 18mA/0.3uA/TBDAVDD of USB phy S0/S3/OFF 10.1mA/1.79mA/TBD

VCC1V8_USB

AVDD of SARADC S0/S3/OFFVCC1V8_ADC

VCC1V8_PCIEAVDD of PCIE phy S0/S3/OFF

150mA,1.8-3.4VTBD uA shutdown

PMIC RK808 LDO1

PMIC RK808 LDO2150mA,1.8-3.4VTBD uA shutdown

VCCA1V8_HDMIAVDD of HDMI/MIPI TX phy S0/OFF/OFF 11.7mA/TBD/TBD

150mA,1.8-3.4VTBD uA shutdown

VCC_SDIOS0/OFF/OFF

PMIC RK808 LDO4VDDIO of SDMMC0

300mA,1.8-3.4VTBD uA shutdown

PMIC RK808 LDO5

300mA,0.8-2.5VTBD uA shutdown

PMIC RK808 LDO7 VCCA0V9_HDMI20.5mA/TBD/TBDS0/OFF/OFFAVDD of HDMI/MIPI TX phy

VCC3V3_S0PMIC RK808 VSW25A,200mohmTBD uA shutdown

5V/1A,80mR0.1uA shutdown

SYR837PKCSwitch

5V/1A,80mR0.1uA shutdown

SYR838PKCSwitch

S0/OFF/OFFVDD_CPU_B

4140mA/TBD/TBDVDD of Dual-A72

3880mA/TBD/TBDS0/OFF/OFFVDD of Mali-T864VDD_GPU

2A,<1uA shutdown

SY8089AAACBUCK,PWM S0/S3/OFF

VDD_LOGVDD of SOC Logic 390mA/7.5mA/TBD

VCC_1V8

2A,<1uA shutdown

SY8089AAACBUCK,PWM

PMIC_EXT_EN

RT9013-30BLDO3.0V/500mA<1uA shutdown

S0/OFF/OFFSDMMC0_PWR_H

VCC3V0_SDSD/TF Card

0.9V/500mA<1uA shutdown

TT2102 ADJLDO

VCC_0V9

VCC3V3_SYS

S0/S3/OFFAVDD of PLLVCC0V9_PLL

13.4mA/108uA/TBDVCC0V9_PMUPLL

12.3mA/160uA/TBDS0/S3/OFFVDD of PMU PLL

13.4mA/18uA/TBDS0/S3/OFFAVDD of DDR CTRLVCC0V9_DDRPLL

S0/S3/OFFVCC0V9_EMMC

VDD of EMMC CTRL CORE DLL

AVDD of USB phy S0/S3/OFFVCC0V9_USB

AVDD of PCIE phy S0/S3/OFFVCC0V9_PCIE

20.6mA/2.54mA/TBD

S0/S3/OFFCORE VCC of EMMC FLASHVCC3V3_EMMC

200mA/0.24mA/TBDVCC3V3_WL

VCC of WIFI module S0/OFF/OFFVCC3V3_WLIN

VBAT of WIFI+BT module S0/S3/OFF

S0/S3/OFFVCC of SPDIF Driver IC

VCC of PCIE Device S0/OFF/OFFVCC3V3_PCIE

EFUSE_VQPS_EN_H

VCC_EFUSEVCC of EFUSE 1.7mA/TBD/TBDUser/OFF/OFF

RT9013-18BLDO1.8V/500mA<1uA shutdown

S0/S3/OFF 1.2mA/1.2mA/TBDWork LEDVCC3V3_LED

S0/S3/OFFVCC3V3_USB

AVDD of USB phy 17.7mA/0.25mA/TBDS0/S3/OFF

VCC3V3_CCVCC of FUSB302

VCC3V3_SYS

VCC of PMIC RTC

S0/S3/S5VCC_RTC

VCC_BAT3.3V

VCC_1V8

VCC_1V8

3.4mA/TBD/TBD

TBD/TBD/TBD

17.4mA/TBD/TBD

864mA/12.1mA/TBD

1050mA/TBD/TBD

1240mA/3.5mA/TBD

1110mA/23mA/TBD 2440mA/48mA/TBD

3.4mA/<3mA/TBD

8.6mA/<0.3mA/TBD

7.6mA/TBD/30uA

6.3mA/TBD/TBD

5mA/<1mA/TBD3.3mA/<1mA/TBD

13.5mA/TBD/TBD

TBD/TBD/TBD

VCC5V0_SYS 5.0V

VBUS_TYPEC

VCC5V0_TYPEC0_EN5V/1A,80mR0.1uA shutdown

SY6280AACSwitch VBUS

USB 3.0 Type-C0 port

VCC5V0_HOST0SY6280AACSwitch

VCC5V0_HOST_EN5V/1A,80mR0.1uA shutdown

VBUSUSB 2.0 A port

VCC5V0_HOST1SY6280AACSwitch

VCC5V0_HOST_EN5V/1A,80mR0.1uA shutdown

VBUSUSB 2.0 A port

FUSB302TYPE C VCONNCC 300mA/1uA

VCC5V0_HOST2SY6280AACSwitch

VCC5V0_HOST_EN5V/1A,80mR0.1uA shutdown

VBUSUSB 3.0 A port

3A,<5uA shutdown

SY8113BBUCK,PWM

EN always ON

3A,<5uA shutdown

SY8113BBUCK,PWM

EN always ON

VCC5V0_USB 5.1V

B5819WSVCC5V0_HDMI

VCC of HDMI Device

VCC3V3_SPDIF

Project:

File:

Date:

Designed by:Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.33 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.33 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.33 27

RK3399_ROCKPI4

Page 4: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Port Pin name Domain Bus namePull-upvoltage Slave Device

I2C0

I2C1

I2C2

I2C3

I2C4

GPIO1_B7/SPI3_RXD/I2C0_SDAGPIO1_C0/SPI3_TXD/I2C0_SCL

PMUIO2 I2C_SDA_PMICI2C_SCL_PMIC

VCC_1V8

GPIO1_B3/I2C4_SDAGPIO1_B4/I2C4_SCL

PMUIO2 VCC_1V8I2C_SDA_MEMSI2C_SCL_MEMS

VCC_1V8

I2C_SCL_HDMII2C_SDA_HDMI VCC_3V0GPIO4_C0/I2C3_SDA/UART2B_RX

GPIO4_C1/I2C3_SCL/UART2B_TX

GPIO4_A2/I2C1_SCLGPIO4_A1/I2C1_SDA APIO5

APIO4

GPIO2_A0/VOP_D0/CIF_D0/I2C2_SDAGPIO2_A1/VOP_D1/CIF_D1/I2C2_SCL

APIO2

Slave Addr(MS 7Bits) Note

Slave BusCapability

I2C MAP

Rockchip RK808 0x1b PMIC

SYR837PKC

SYR838PKC

Fairchild FUSB302B 0x44,0x46 USB-TypeC Mux 100kHz,400KHz,1MHz

I2C5GPIO3_B3/MAC_CLK/I2C5_SCLGPIO3_B2/MAC_RXER/I2C5_SDA APIO1 Other pin function

I2C6 GPIO2_B1/SPI2_RXD/CIF_HREF/I2C6_SDAGPIO2_B2/SPI2_TXD/CIF_CLKIN/I2C6_SCL

APIO2

I2C7 GPIO2_A7/VOP_D7/CIF_D7/I2C7_SDAGPIO2_B0/VOP_CLK/CIF_VSYNC/I2C7_SCL

APIO2

100kHz,400KHz

0x40

0x41

DC-DC BUCK

DC-DC BUCK

100kHz,400KHz,3.4MHz

100kHz,400KHz,3.4MHz

Low Speed CONNECTOR

Low Speed CONNECTOR

High Speed CONNECTOR

High Speed CONNECTOR

VCC_1V8

VCC_1V8

VCC_1V8

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.34 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.34 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.34 27

RK3399_ROCKPI4

Page 5: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

PMUIO1Part C

PMUIO2Part E

Part I APIO1

Part L APIO2

Part G APIO3

APIO4Part K

Part J APIO5

Part F SDMMC0

pmuio1_gpio0ab

pmu1830_gpio1abcd

gmac_gpio3abc

bt656_gpio2ab

wifi/bt_gpio2cd

gpio1830_gpio4cd

audio_gpio3d_gpio4a

sdmmc_gpio4b

1.8V only

1.8V(Default)3.0V

1.8V(Default)3.0V

3.3V only

1.8V only

1.8V3.0V(Default)

1.8V(Default)3.0V

1.8V3.0V(Default)

RK808-D VLDO3VCCA_1V8

RK808-D Buck4VCC_1V8

VCC_1V8 RK808-D Buck4

VCC3V3_SYS

VCC_1V8 RK808-D Buck4

VCC_3V0 RK808-D VLDO8

VCC_1V5 RK808-D VLDO6

VCC_1V8 RK808-D Buck4

VCC_SDIO RK808-D VLDO4

Power supply Power sourcePart Port Pin name in datasheetDomain I/O type

Power Domain Map

VCC_1V8 RK808-D VLDO3

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.35 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.35 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.35 27

RK3399_ROCKPI4

Page 6: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

I>4A

I>4A

I>2A

I>1.5A

I>1A

Close to SOC

Close to SOC

Close to SOC

Close to SOC

Close to SOC

Note:Power filter CAP please place back of SOC or close to SOC

VDD_GPU

VDD_CPU_L

VDD_LOG

VDD_CPU_L VDD_CPU_B

VDD_GPU

VDD_LOG

VDD_CPU_B

VDD_CENTER

VDD_CENTER

VDD_GPU_FB [17]

VDD_CPU_B_FB [17]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.36 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.36 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.36 27

RK3399_ROCKPI4

C12100nFC0201X5R10V

12

C22100nFC0201X5R10V

12

C310uFC0402X5R4V

12

C21100nFC0201X5R10V

12

C1822uFC0603X5R6_3V

12

C622uFC0603X5R6_3V

12

C101uFC0402X5R10V

12

C1910uFC0402X5R4V

12

C11100nFC0201X5R10V

12

C2722uFC0603X5R6_3V

12

C201uFC0402X5R10V

12

C922uFC0603X5R6_3V

12

C81uFC0402X5R10V

12

C1422uFC0603X5R6_3V

12

C2822uFC0603X5R6_3V

12

C171nFC0201X5R25V

12

C24100nFC0201X5R10V

12

C410uFC0402X5R4V

12

C210uFC0402X5R4V

12

C1522uFC0603X5R6_3V

12

C161uFC0402X5R10V

12

C13100nFC0201X5R10V

12

C710uFC0402X5R4V

12

C510uFC0402X5R4V

12

U1WRK3399

BIGCPU_VDD_6M21

BIGCPU_VDD_7M22

BIGCPU_VDD_8L18

BIGCPU_VDD_9N22

BIGCPU_VDD_10N20

BIGCPU_VDD_11L23

BIGCPU_VDD_COMN18

LITCPU_VDD_1P20

LITCPU_VDD_2R19

LITCPU_VDD_3R20

LITCPU_VDD_4P22

LITCPU_VDD_5T22

LITCPU_VDD_6T20

LITCPU_VDD_7R22

CENTERLOGIC_VDD_1M11

CENTERLOGIC_VDD_2M12

CENTERLOGIC_VDD_3M13

CENTERLOGIC_VDD_4M14

CENTERLOGIC_VDD_5M15

CENTERLOGIC_VDD_6N11

CENTERLOGIC_VDD_7N12

CENTERLOGIC_VDD_8P13

CENTERLOGIC_VDD_9P14

CENTERLOGIC_VDD_10P15

GPU_VDD_1W11

GPU_VDD_2W12

GPU_VDD_3W14

GPU_VDD_4V15

GPU_VDD_5V14

GPU_VDD_6V13

GPU_VDD_7U13

GPU_VDD_8R11

GPU_VDD_9R12

GPU_VDD_10T11

GPU_VDD_11T12

GPU_VDD_12T13

GPU_VDD_13R13

GPU_VDD_14T14

GPU_VDD_15V11

GPU_VDD_16V12

GPU_VDD_17V16

GPU_VDD_18W16

GPU_VDD_19W15

GPU_VDD_20W10

GPU_VDD_COMT15

BIGCPU_VDD_1L19

BIGCPU_VDD_2L21

BIGCPU_VDD_3M18

BIGCPU_VDD_4M19

BIGCPU_VDD_5M20

LOGIC_VDD_1V22

LOGIC_VDD_2V21

LOGIC_VDD_3V20

LOGIC_VDD_4V19

LOGIC_VDD_5V18

LOGIC_VDD_6W20

LOGIC_VDD_7U18

LOGIC_VDD_8U17

LOGIC_VDD_9M17

LOGIC_VDD_10L17

LOGIC_VDD_11T17

LOGIC_VDD_12U20

BIGCPU_VDD_12K19

BIGCPU_VDD_13K21

C2522uFC0603X5R6_3V

12

U1XRK3399

AVSS_1Y23

AVSS_2AF23

AVSS_3AF24

AVSS_4AA23

AVSS_5AB23

AVSS_6AA26

AVSS_7AA29

AVSS_8AB11

AVSS_9AB13

AVSS_10AC15

AVSS_11AD13

AVSS_12AB10

AVSS_13AA11

AVSS_14AC26

AVSS_15AC29

AVSS_16AD17

AVSS_17AA12

AVSS_18AC16

AVSS_19AC23

AVSS_20AD29

AVSS_21AE11

AVSS_22AE12

AVSS_23AE14

AVSS_24AE17

AVSS_25AE27

AVSS_26AA14

AVSS_27AF17

AVSS_28AF29

AVSS_29AG29

AVSS_30AH29

AVSS_31AJ6

AVSS_32AJ8

AVSS_33AJ9

AVSS_34AJ11

AVSS_35AJ12

AVSS_36AJ14

AVSS_37AJ15

AVSS_38AJ17

AVSS_39AJ18

AVSS_40AD26

AVSS_41AB16

AVSS_42AB15

AVSS_43AC17

AVSS_44AC11

AVSS_45AC13

AVSS_46W23

AVSS_47AJ29

AVSS_49U23

AVSS_50V23

VS

S_1

A1

VS

S_2

A27

VS

S_3

A31

VS

S_4

AA

3

VS

S_5

AA

5

VS

S_6

AA

9

VS

S_7

AF

18

VS

S_8

Y3

VS

S_9

AB

9

VS

S_1

0A

F20

VS

S_1

1A

D22

VS

S_1

2A

C22

VS

S_1

3A

C20

VS

S_1

4A

E23

VS

S_1

5Y

10

VS

S_1

6A

C3

VS

S_1

7A

D3

VS

S_1

8A

D5

VS

S_1

9A

D10

VS

S_2

0A

F9

VS

S_2

1A

G2

VS

S_2

2A

J5

VS

S_2

3A

L1

VS

S_2

4B

5

VS

S_2

5C

8

VS

S_2

6C

9

VS

S_2

7C

11

VS

S_2

8C

12

VS

S_2

9C

14

VS

S_3

0C

15

VS

S_3

1C

17

VS

S_3

2C

18

VS

S_3

3C

20

VS

S_3

4C

21

VS

S_3

5C

23

VS

S_3

6C

24

VS

S_3

7C

26

VS

S_3

8D

5

VS

S_3

9E

2

VS

S_4

0E

4

VS

S_4

1E

7

VS

S_4

2E

12

VS

S_4

3E

15

VS

S_4

4E

18

VS

S_4

5E

21

VS

S_4

6E

24

VS

S_4

7E

31

VS

S_4

8F

8

VS

S_4

9F

15

VS

S_5

0F

18

VS

S_5

1F

20

VS

S_5

2F

21

VS

S_5

3G

5

VS

S_5

4G

9

VS

S_5

5G

18

VS

S_5

6G

27

VS

S_5

7H

3

VS

S_5

8H

9

VS

S_5

9H

10

VS

S_6

0H

11

VS

S_6

1H

12

VS

S_6

2H

13

VS

S_6

3H

15

VS

S_6

4H

16

VS

S_6

5H

17

VS

S_6

6H

18

VS

S_6

7H

26

VS

S_6

8J3

VS

S_6

9J6

VS

S_7

0J7

VS

S_7

1J8

VS

S_7

2J9

VS

S_7

3J1

0

VS

S_7

4K

8

VS

S_7

5K

9

VS

S_7

6K

10

VS

S_7

7K

12

VS

S_7

8K

14

VS

S_7

9K

16

VS

S_8

0K

18

VS

S_8

1W

21

VS

S_8

2K

20

VS

S_8

3N

19

VS

S_8

4K

22

VS

S_8

5L3

VS

S_8

6L6

VS

S_8

7L8

VS

S_8

8L1

1

VS

S_8

9L1

2

VS

S_9

0L1

3

VS

S_9

1L1

4

VS

S_9

2L1

5

VS

S_9

3L1

6

VS

S_9

4N

17

VS

S_9

5Y

17

VS

S_9

6L2

0

VS

S_9

7L2

2

VS

S_9

8N

21

VS

S_9

9L2

7

VS

S_1

00M

3

VS

S_1

01M

8

VS

S_1

02M

10

VS

S_1

03M

16

VS

S_1

04M

23

VS

S_1

05N

8

VS

S_1

06P

11

VS

S_1

07P

12

VS

S_1

08N

13

VS

S_1

09N

14

VS

S_1

10N

15

VS

S_1

11N

16

VS

S_1

12P

3

VS

S_1

13P

6

VS

S_1

14P

7

VS

S_1

15P

8

VS

S_1

16P

10

VS

S_1

17P

16

VS

S_1

18Y

16

VS

S_1

19P

19

VS

S_1

20R

21

VSS_121P21

VSS_122T19

VSS_123R3

VSS_124R5

VSS_125R6

VSS_126U11

VSS_127U12

VSS_128W13

VSS_129R14

VSS_130R15

VSS_131R16

VSS_132AC21

VSS_133R23

VSS_134T8

VSS_135T10

VSS_136Y12

VSS_137U14

VSS_138T16

VSS_139T21

VSS_140AB19

VSS_141U3

VSS_142U8

VSS_143U15

VSS_144U16

VSS_145AC18

VSS_146U19

VSS_147U21

VSS_148V17

VSS_149U22

VSS_150U29

VSS_151V3

VSS_152V5

VSS_153V8

VSS_154V10

VSS_155Y11

VSS_156Y14

VSS_157Y15

VSS_158W22

VSS_159W17

VSS_160W30

VSS_161W8

VSS_162W9

VSS_163AD21

VSS_164Y13

VSS_165R18

VSS_166Y9

VSS_167W19

VSS_168T18

AVSS_51AC25

AVSS_52AB17

AVSS_53AA15

VSS_179AA10

VSS_177AA13

VSS_171AJ28VSS_170Y20VSS_169W18

VSS_172AJ21

VSS_173AJ23

VSS_174AJ24

VSS_175AJ26

VSS_176AJ27

VSS_178AL31

VSS_180AJ20

C231uFC0402X5R10V

12

C110uFC0402X5R4V

12

C2622uFC0603X5R6_3V

12

Page 7: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Note:RK3399 part C is 1.8V Only

VCC_0V9

VCCA_1V8

VCC1V8_EFUSE VCCA_1V8

VCCA_1V8VCC_0V9

VCC1V8_EFUSE

VCC_0V9

VCCA_1V8

VCCA_1V8

RESET_L[17]

SDMMC0_DET_L [23]

RTC_CLKO_SOC [17]

WIFI_HOST_WAKE_L [22]BT_HOST_WAKE_L [22]PWR_KEY_L [17]

BT_REG_ON_H [22]WIFI_REG_ON_H [22]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.37 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.37 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.37 27

RK3399_ROCKPI4

C2 12pFC0402 C0G 50V

1 2

C5100nFC0201X5R10V

12

C1 100nFC0201 X5R 10V

1 2

U1CRK3399

XOUT_OSCY30

XIN_OSCY31

GPIO0_A0/TEST_CLKOUT0/CLK32K_IN_uU31

GPIO0_A1/DDRIO_PWROFF/TCPD_CCDB_EN_uR29

GPIO0_A2/WIFI_26MHz_dN24

GPIO0_A4/SDIO0_INTn_dAA25GPIO0_A3/SDIO0_WRPT_dV31

GPIO0_A5/EMMC_PWRON_uV27

GPIO0_B4/TCPD_VBUS_BDIS_dV26GPIO0_B3_dU30GPIO0_B2_dW31GPIO0_B1/PMUIO2_VOLSEL_dV30GPIO0_B0/SDMMC0_WRPT/TEST_CLKOUT2_uU28

GPIO0_B5/TCPD_VBUS_FDIS/TCPD_VBUS_SOURCE3_dP24

GPIO0_A7/SDMMC0_DET_uV28GPIO0_A6/PWM3A_IR_dP25

PLL_AVSSP17

EFUSE_VQPSAD23

nPOR_uT30

PMUIO1_VDD_1V8R24

PMU_VDD_0V9T24

PMU_VDD_1V8U25

PLL_AVDD_0V9R17

PLL_AVDD_1V8P18

AVSS_48Y29

R24.7KR04025%

12

C61uFC0402X5R10V

12

R11MR04025%

12

C7100nFC0201X5R10V

12

R41KR04025%

12

C4100nFC0201X5R10V

12

Y124MHzCRY4_3R20X2R50X0R80

XIN1

GND12

XOUT3

GND24

C3 12pFC0402 C0G 50V

1 2

C9100nFC0201X5R10V

12

R322RR04025%

1 2

C8100nFC0201X5R10V

12

Page 8: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

DDR FILTER DDR FILTERNote:R1202 cannot be deleted Note:R1203 cannot be deleted

20180111 LX

20170724 LX Modify 20170724 LX Modify

VCC_DDR VCC_DDR

VCC_0V9VCC_DDR VCC_DDR0_CLK

VCC_DDR VCC_DDR1_CLKVCC_0V9

VCC_DDR

VCC_0V9VCC_DDR1_CLK

VCC_0V9VCC_DDR0_CLK

VCC_DDR

DDR1_CLK1P [20]DDR1_CLK1N [20]

DDR0_CLK1P [20]DDR0_CLK1N [20]

DDR1_D6[20]DDR1_D5[20]DDR1_D4[20]DDR1_D3[20]DDR1_D2[20]DDR1_D1[20]DDR1_D0[20]

DDR1_D31[20]DDR1_D30[20]DDR1_D29[20]DDR1_D28[20]

DDR1_D26[20]DDR1_D27[20]

DDR1_D25[20]DDR1_D24[20]DDR1_D23[20]DDR1_D22[20]DDR1_D21[20]DDR1_D20[20]DDR1_D19[20]DDR1_D18[20]DDR1_D17[20]DDR1_D16[20]DDR1_D15[20]DDR1_D14[20]DDR1_D13[20]DDR1_D12[20]DDR1_D11[20]DDR1_D10[20]

DDR1_D9[20]DDR1_D8[20]DDR1_D7[20]

DDR1_DM0[20]DDR1_DM1[20]DDR1_DM2[20]DDR1_DM3[20]

DDR1_DQS3M[20]DDR1_DQS3P[20]DDR1_DQS2M[20]DDR1_DQS2P[20]DDR1_DQS1M[20]DDR1_DQS1P[20]DDR1_DQS0M[20]DDR1_DQS0P[20]

DDR0_DQS3M[20]DDR0_DQS3P[20]DDR0_DQS2M[20]DDR0_DQS2P[20]DDR0_DQS1M[20]DDR0_DQS1P[20]DDR0_DQS0M[20]DDR0_DQS0P[20]

DDR0_D6[20]DDR0_D5[20]DDR0_D4[20]DDR0_D3[20]DDR0_D2[20]DDR0_D1[20]DDR0_D0[20]

DDR0_D31[20]DDR0_D30[20]DDR0_D29[20]DDR0_D28[20]

DDR0_D26[20]DDR0_D27[20]

DDR0_D25[20]DDR0_D24[20]DDR0_D23[20]DDR0_D22[20]DDR0_D21[20]DDR0_D20[20]DDR0_D19[20]DDR0_D18[20]DDR0_D17[20]DDR0_D16[20]DDR0_D15[20]DDR0_D14[20]DDR0_D13[20]DDR0_D12[20]DDR0_D11[20]DDR0_D10[20]

DDR0_D9[20]DDR0_D8[20]DDR0_D7[20]

DDR0_DM0[20]DDR0_DM1[20]DDR0_DM2[20]DDR0_DM3[20]

DDR1_A0 [20]

DDR1_A3 [20]DDR1_A2 [20]DDR1_A1 [20]

DDR1_A4 [20]DDR1_A5 [20]

DDR1_CLK0P [20]DDR1_CLK0N [20]

DDR1_CKE0 [20]DDR1_CKE1 [20]

DDR1_CS0N [20]DDR1_CS1N [20]

DDR0_A0 [20]DDR0_A1 [20]DDR0_A2 [20]DDR0_A3 [20]DDR0_A4 [20]DDR0_A5 [20]

DDR0_CLK0P [20]DDR0_CLK0N [20]

DDR0_CS0N [20]DDR0_CS1N [20]

DDR0_CKE0 [20]DDR0_CKE1 [20]

DDR1_CS2N [20]DDR1_CS3N [20]

DDR0_CS2N [20]DDR0_CS3N [20]

DDR1_RST [20] DDR0_RST [20]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.38 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.38 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.38 27

RK3399_ROCKPI4

C210uFC0402X5R4V

12

R1240RR04021%

12

TP1

C16100nFC0201X5R10V

12

C19100nFC0201X5R10V

12

C23100nFC0201X5R10V

12

C21100nFC0201X5R10V

12

R3

0RR0402

5%1 2

C4100nFC0201X5R10V

12

C6100nFC0201X5R10V

12

C8100nFC0201X5R10V

12

C7100nFC0201X5R10V

12

C17100nFC0201X5R10V

12

C15100nFC0201X5R10V

12

TP3TP2

C5100nFC0201X5R10V

12

C18100nFC0201X5R10V

12

C9100nFC0201X5R10V

12

C14100nFC0201X5R10V

12

C1022uFC0603X5R6_3V

12

C122uFC0603X5R6_3V

12

R2240RR04021%

12

C20100nFC0201X5R10V

12

C31uFC0402X5R10V

12

C1110uFC0402X5R4V

12

C121uFC0402X5R10V

12

C22100nFC0201X5R10V

12

R4

0RR0402

5%1 2

TP4

U1ARK3399

DDR1_CSn1A2

DDR1_A10A4

DDR1_A7A7DDR1_A6B7

DDR1_A4B8DDR1_A3A9

DDR1_A0B10

DDR1_DQ18A20 DDR1_DQ17B19

DDR1_DQ20A21

DDR1_DQ23A22

DDR1_DQ1A15

DDR1_DQ3A16

DDR1_DQ5A17

DDR1_DQ6A18

DDR1_DQ10A11 DDR1_DQ9B12

DDR1_DQ11B13

DDR1_DQ14A14

DDR1_DQ24A23

DDR1_DQ27A25

DDR1_DQ30B25 DDR1_DQ29A26

DDR1_BA0B2

DDR1_A11C5

DDR1_A8B6

DDR1_A5A8

DDR1_CSn0F12

DDR1_A2B9DDR1_A1A10

DDR1_DQ21B21

DDR1_DQ16A19

DDR1_DQ19B20

DDR1_DQ22B22

DDR1_DQ0B15

DDR1_DQ2B16

DDR1_DQ8B11

DDR1_DQ15B14

DDR1_DQ25B23

DDR1_A9A6

DDR1_BA1D6

DDR1_DM2E20

DDR1_DM0E17

DDR1_DM1E14

DDR1_DM3E23

DDR1_A12A3

DDR1_CLK0ND8DDR1_CLK0PD9

DDR1_DQS2ND20 DDR1_DQS2PD21

DDR1_A13B4

DDR1_A14C4

DDR1_CASnF9

DDR1_BA2D12

DDR1_A15G8

DDR1_RASnC6

DDR1_WEnF7

DDR1_CLK_VDDG12

DDR1_RESETG11

DDR1_PZQG15

DDR1PLL_AVDD_0V9H14

DDR1_DQ26A24

DDR1_DQ28B24

DDR1_DQ13A13 DDR1_DQ12A12

DDR1_DQ7B18

DDR1_DQ4B17

DDR1_DQ31B26

DDR1_DQS0ND17 DDR1_DQS0PD18

DDR1_DQS1ND14 DDR1_DQS1PD15

DDR1_DQS3ND23 DDR1_DQS3PD24

DDR1_CKE0A5

DDR1_CKE1E6

DDR1_ODT1E11DDR1_ODT0D11

DDR1_CLK1PE9

DDR1_CLK1NE8

DDR1_CSn2F11

DDR1_CSn3B3

DDR1_ATB0F17

DDR1_ATB1G17

DDR1_PLL_TESTOUT_NG14 DDR1_PLL_TESTOUT_PF14

DDR1_VDD_1J11

DDR1_VDD_2J12

DDR1_VDD_3J13

DDR1_VDD_6J16

DDR1_VDD_4J14

DDR1_VDD_5J15

DDR1_VDD_7J17

DDR1_VDD_8J18

DDR1_VDD_9K11

DDR1_VDD_10K13

DDR1_VDD_11K15

DDR1_VDD_12K17

C13100nFC0201X5R10V

12

U1BRK3399

DDR0_DQ0AB2

DDR0_DQ1AB1

DDR0_DQ2AA2

DDR0_DQ3AA1

DDR0_DQ4Y2

DDR0_DQ5Y1

DDR0_DQ6W1

DDR0_DQ7W2

DDR0_DQ8AF2

DDR0_DQ9AE2

DDR0_DQ10AF1

DDR0_DQ11AD2

DDR0_DQ12AE1

DDR0_DQ13AD1

DDR0_DQ14AC1

DDR0_DQ15AC2

DDR0_DQ16V1

DDR0_DQ17V2

DDR0_DQ18U1

DDR0_DQ19U2

DDR0_DQ20T1

DDR0_DQ21T2

DDR0_DQ22R2

DDR0_DQ23R1

DDR0_DQ24P1

DDR0_DQ25P2

DDR0_DQ26N1

DDR0_DQ27M1

DDR0_DQ28N2

DDR0_DQ29L1

DDR0_DQ30M2

DDR0_DQ31L2

DDR0_CLK0PH4

DDR0_CLK0NJ4

DDR0_DQS0PY4

DDR0_DQS0NAA4

DDR0_DQS1PAC4

DDR0_DQS1NAD4

DDR0_DQS2PU4

DDR0_DQS2NV4

DDR0_DQS3PP4

DDR0_DQS3NR4

DDR0_CSn0M6

DDR0_CSn1B1

DDR0_CKE0E1

DDR0_CKE1F5

DDR0_BA0C3

DDR0_BA1F4

DDR0_BA2M4

DDR0_DM0Y5

DDR0_DM1AC5

DDR0_DM2U5

DDR0_DM3P5

DDR0_CASnH6

DDR0_RASnF3

DDR0_A0F2

DDR0_A1F1

DDR0_A2G1

DDR0_A3G2

DDR0_A4H2

DDR0_A5H1

DDR0_A6J1

DDR0_A7J2

DDR0_A8K2

DDR0_A9K1

DDR0_A10D1

DDR0_A11E3

DDR0_A12C1

DDR0_A13D2

DDR0_A14D3

DDR0_A15H7

DDR0_RESETL7

DDR0_WEnG6

DDR0_PZQR7

DDR0PLL_AVDD_0V9R8

DDR0_CLK_VDDM7

DDR0_ODT0L4

DDR0_ODT1L5

DDR0_ATB0U6

DDR0_ATB1U7

DDR0_CLK1PH5

DDR0_CLK1NJ5

DDR0_CSn2M5

DDR0_CSn3C2

DDR0_PLL_TESTOUT_NV7 DDR0_PLL_TESTOUT_PV6

DDR0_VDD_1L9

DDR0_VDD_2L10

DDR0_VDD_3M9

DDR0_VDD_4N9

DDR0_VDD_5N10

DDR0_VDD_6P9

DDR0_VDD_7R9

DDR0_VDD_8R10

DDR0_VDD_9T9

DDR0_VDD_10U9

DDR0_VDD_11U10

DDR0_VDD_12V9

C24100nFC0201X5R10V

12

Page 9: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

内部产生电压。

EMMC design rule:1.Data[0:7]、cmd、 strobe走线做为 一 组，并行走线并整组包地， 组 内 等 长要 求 为 +/-1 00mil；2 . C l k 需要单独走线并包 地处理， 与 d a t a间的延时小 于 20 ps ；3.Max trace length < 3.93 inchs；4.Trace impedance 50ohm+/-10%；5 . 与其他信号 间 距遵循3W 原则；6 . R 1 3 0 0 靠近 S OC放置；

SDMMC design rule:1 . D a t a [ 0 : 3 ]、c m d走线做为一组 ，并行走线并整组包地， 组 内 等 长要 求 为 +/-1 00mil；2 . C l k 需要单独走线并包 地处理， 与 d a t a间的延时小 于 20ps ；；4.Max trace length < 3.93 inchs；5.Trace impedance 50ohm+/-10%；6 . 与其他信号 间 距遵循3W 原则；

SDMMC0_CMD

SDMMC0_D1SDMMC0_D0

SDMMC0_CLK

EMMC_CMD

EMMC_D0

EMMC_D7EMMC_D6EMMC_D5EMMC_D4EMMC_D3EMMC_D2EMMC_D1

EMMC_STRB

SDMMC0_D2SDMMC0_D3

EMMC_CLKO

VCC_1V8

VCC_1V8

VCC_SDIO

VCC_0V9

VCC_0V9

SDMMC0_VDDPST

SDMMC0_D2 [23]SDMMC0_D3 [23]SDMMC0_CMD [23]SDMMC0_CLK [23]

SDMMC0_D0 [23]SDMMC0_D1 [23]

EMMC_CMD [21]EMMC_CLKO [21]

EMMC_D0 [21]EMMC_D1 [21]EMMC_D2 [21]EMMC_D3 [21]EMMC_D4 [21]EMMC_D5 [21]EMMC_D6 [21]EMMC_D7 [21]

EMMC_STRB [21]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.39 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.39 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.39 27

RK3399_ROCKPI4

U1HRK3399

EMMC_STRBK31

EMMC_CLKL28

EMMC_CMDJ31

EMMC_D0J28

EMMC_D1J29

EMMC_D2J30

EMMC_D3J25

EMMC_D4J26

EMMC_D5J27

EMMC_D6L31

EMMC_D7K30

EMMC_VDD_1V8K24

EMMC_CALIOL29

EMMC_TPL30

EMMC_COREDLL_0V9L24

R1 22R R04025%1 2

C1100nFC0201X5R10V

12

U1FRK3399

GPIO4_B0/SDMMC0_D0/UART2A_RX_uY27

GPIO4_B1/SDMMC0_D1/UART2A_TX_uY26

GPIO4_B2/SDMMC0_D2/APJTAG_TCK_uY28

GPIO4_B3/SDMMC0_D3/APJTAG_TMS_uU27

GPIO4_B4/SDMMC0_CLKOUT/MUCJTAG_TCK_dV29

GPIO4_B5/SDMMC0_CMD/MCUJTAG_TMS_uV25

SDMMC0_VDDT23

SDMMC0_VDDPSTU26 C3

100nFC0201X5R10V

1 2

R2 10K R04021%1 2

C4100nFC0201X5R10V

12

C2100nFC0201X5R10V

12

Page 10: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

USB2.0 USB3.0

USB2.0 design rule:1.Max intra-pair skew < 4 ps；2.Max trace length < 6 inchs；3.Max allowed via < 6；4.Trace impedance 90ohm+/-10%；5 . 与其他信号 间 距遵循3W 原则；

USB3.0 design rule:1.Max intra-pair skew < 4 ps；2.Max length skew between TX and RX < 1.6 ns；3.Max trace length < 6 inchs；4.Max allowed via < 4；5.Trace impedance 90ohm+/-10%；6 . 与其他信号 间 距遵循3W 原则；

DP design rule:1.Max intra-pair skew < 4 ps；2.Max trace length < 6 inchs；3.Max allowed via < 4；4.Trace impedance 90ohm+/-10%；5 . 与其他信号 间 距遵循3W 原则；

VCC3V3_SYSVCC_0V9

VCC3V3_SYS

VCC3V3_SYS

VCC3V3_SYS

VCC3V3_SYS

VCC_0V9

VCCA_1V8

VCC_0V9

VCC_0V9

VCCA_1V8

VCCA_1V8

VCC_0V9

VCCA_1V8

VCCA_1V8

HOST0_DM [19]HOST0_DP [19]

TYPEC0_DM [19]TYPEC0_DP [19]

TYPEC0_U2VBUSDET [19]

HOST1_DM [19]HOST1_DP [19]

USB3_DM [19]USB3_DP [19]

USB3_SSTXN [19]USB3_SSTXP [19]

USB3_SSRXP [19]USB3_SSRXN [19]

TYPEC0_ID [19]

USB3_SSTX1N [19]USB3_SSTX1P [19]

USB3_SSRX1P [19]USB3_SSRX1N [19]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.310 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.310 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.310 27

RK3399_ROCKPI4

C4100nFC0201X5R10V

12

USB2.0 PHY0

USB2.0 PHY1

U1DRK3399

HOST0_DPAB30

HOST0_DMAB31

TYPEC0_DPAG23

TYPEC0_DMAH23

TYPEC0_IDAL30

TYPEC0_U2VBUSDETAK30

USB0_RBIASAC31

HOST1_DPAA30

HOST1_DMAA31

TYPEC1_DPAG24

TYPEC1_DMAH24

TYPEC1_IDAE26

TYPEC1_U2VBUSDETAK31

USB1_RBIASAC30

USB_AVDD_0V9V24

USB_AVDD_1V8U24

USB_AVDD_3V3Y25

R2133RR04021%

1 2

R1133RR04021%

1 2

C6100nFC0201X5R10V

12

C2100nFC0201X5R10V

12

C5100nFC0201X5R10V

12

U1URK3399

USIC_STROBEAJ30

USIC_DATAAJ31

USIC_AVDD_0V9AD25

USIC_AVDD_1V2AD24

C1100nFC0201X5R10V

12

USB3.0 PHY1

U1TRK3399

TYPEC1_TX1PAL26

TYPEC1_TX1MAK26

TYPEC1_RX1PAK25

TYPEC1_RX1MAL25

TYPEC1_TX2PAL28

TYPEC1_TX2MAK28

TYPEC1_RX2PAK27

TYPEC1_RX2MAL27

TYPEC1_RCLKPAE20

TYPEC1_RCLKMAD20

TYPEC1_CC1AH21

TYPEC1_CC2AF21

TYPEC1_AUXPAK29

TYPEC1_AUXMAL29

TYPEC1_AUXP_PD_PUAE24

TYPEC1_AUXM_PU_PDAF25

TYPEC1_REXTAE21

TYPEC1_REXT_CCAG21

TYPEC1_AVDD_0V9_1Y21

TYPEC1_AVDD_0V9_2Y22

TYPEC1_AVDD_1V8AA21

TYPEC1_AVDD_3V3AB21

TYPEC1_U3VBUSDETAC19

R4 499R R0402 1%1 2R3 499R R0402 1%1 2

USB3.0 PHY0

U1SRK3399

TYPEC0_TX1PAL22

TYPEC0_TX1MAK22

TYPEC0_RX1PAK21

TYPEC0_RX1MAL21

TYPEC0_TX2PAL24

TYPEC0_TX2MAK24

TYPEC0_RX2PAK23

TYPEC0_RX2MAL23

TYPEC0_RCLKPAE18

TYPEC0_RCLKMAD18

TYPEC0_CC1AH18

TYPEC0_CC2AH20

TYPEC0_AUXPAK20

TYPEC0_AUXMAL20

TYPEC0_AUXP_PD_PUAH17

TYPEC0_AUXM_PU_PDAG17

TYPEC0_REXTAG18

TYPEC0_REXT_CCAG20

TYPEC0_AVDD_0V9_1Y19

TYPEC0_AVDD_0V9_2Y18

TYPEC0_AVDD_1V8AA18

TYPEC0_AVDD_3V3AB18

TYPEC0_U3VBUSDETAD19

C3100nFC0201X5R10V

12

Page 11: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

E E

D D

C C

B B

A A

KEY BAORDN o t e：系统上电时 ， 如 果 ADKE Y _IN电平 为 0 V ，则R K 3 3 9 9进入 R e c o v ery模式；量产时 R1503,SW1500,ED1500可以不 用 贴 片。

ADKEY_IN

ADKEY_INVCC_1V8

VCC_1V8

VCC_1V8

ADC_IN0 [27]

HP_HOOK [26]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.311 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.311 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.311 27

RK3399_ROCKPI4

U1VRK3399

ADC_IN0AG26

ADC_IN1AH26

ADC_IN2AG25

ADC_IN3AG28

ADC_IN4AH27

ADC_AVDDAC24

R2 10KR0402

1%1 2

SW1NC/TD-36EATD-36EA

22

11R1 10R

R0402

ED1ESD5451NE0402N

12

C1100nFC0201X5R10V

12

Page 12: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

DualMIPIRight

VCC_1V8 VCC_1V8

VCC_3V0

VCC_1V5 VCC_3V0VCC_1V5

VCC_3V0

MIPI_RX0_D0P [27]MIPI_RX0_D0N [27]

MIPI_RX0_D1P [27]MIPI_RX0_D1N [27]

MIPI_RX0_CLKP [27]MIPI_RX0_CLKN [27]

MIPI_TX/RX_D1N [27]

MIPI_TX/RX_CLKN [27]

MIPI_TX/RX_D0N [27]MIPI_TX/RX_D0P [27]

MIPI_TX/RX_CLKP [27]

MIPI_TX/RX_D1P [27]

I2C7_SDA [27]

I2C7_SCL [27]

GPIO2_B3 [27]

GPIO2_A0 [27]

GPIO2_B2 [27]GPIO2_B1 [27]

GPIO2_B4 [27]

GPIO2_A1 [27]

CAM_MCLK [27]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.312 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.312 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.312 27

RK3399_ROCKPI4

U1LRK3399

GPIO2_A0/VOP_D0/CIF_D0/I2C2_SDA_uG31

APIO2_VDDPSTJ24

APIO2_VDDK23

GPIO2_B4/SPI2_CSn0_uF31GPIO2_B3/SPI2_CLK/VOP_DEN/CIF_CLKOUTA_uH31GPIO2_B2/SPI2_TXD/CIF_CLKIN/I2C6_SCL_uH24GPIO2_B1/SPI2_RXD/CIF_HREF/I2C6_SDA_uF30GPIO2_B0/VOP_CLK/CIF_VSYNC/I2C7_SCL_uH28

GPIO2_A7/VOP_D7/CIF_D7/I2C7_SDA_uG30GPIO2_A6/VOP_D6/CIF_D6_dH27GPIO2_A5/VOP_D5/CIF_D5_dF29GPIO2_A4/VOP_D4/CIF_D4_dH29GPIO2_A3/VOP_D3/CIF_D3_dF28GPIO2_A2/VOP_D2/CIF_D2_dH30GPIO2_A1/VOP_D1/CIF_D1/I2C2_SCL_uH25

R44.7K

R0402

C1100nFC0201X5R10V

12

R54.7K

R0402

R7 22RR0402

R24.7K

R0402

C3100nFC0201X5R10V

12

R14.7K

R0402

C2100nFC0201X5R10V

12

R10 4.02K%1R0402

R9 4.02K%1 R04021 2

R34.7K

R0402

R84.7K

R0402

U1RRK3399

MIPI_RX0_D0PAK15

MIPI_RX0_D0NAL15

MIPI_RX0_D1PAK14

MIPI_RX0_D1NAL14

MIPI_RX0_D2PAK12

MIPI_RX0_D2NAL12

MIPI_RX0_D3PAK11

MIPI_RX0_D3NAL11

MIPI_RX0_CLKPAK13

MIPI_RX0_CLKNAL13

MIPI_RX0_REXTAF14

MIPI_RX0_AVDD_1V8AB14

U1PRK3399

MIPI_TX1/RX1_D0NAL6MIPI_TX1/RX1_D0PAK6

MIPI_TX1/RX1_D1PAK7

MIPI_TX1/RX1_D1NAL7

MIPI_TX1/RX1_CLKNAL8MIPI_TX1/RX1_CLKPAK8

MIPI_TX1/RX1_D2NAL9MIPI_TX1/RX1_D2PAK9

MIPI_TX1/RX1_D3NAL10MIPI_TX1/RX1_D3PAK10

MIPI_TX1/RX1_REXTAF11

MIPI_TX1/RX1_AVDD_1V8AC10

R64.7K

R0402

Page 13: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

HDMI design rule:1.Max intra-pair skew < 4 ps；2.Max length skew between clk and data < 80 ps；3.Max trace length < 9.8 inchs；4.Max allowed via < 4；5.Trace impedance 100ohm+/-10%；6 . 与其他信号 间 距遵循3W 原则；

eDP design rule:1.Max intra-pair skew < 4 ps；2.Max trace length < 6 inchs；3.Max allowed via < 4；4.Trace impedance 90ohm+/-10%；5 . 与其他信号 间 距遵循3W 原则；

MIPI design rule:1.Max intra-pair skew < 4 ps；2.Max length skew between clk and data < 7ps；3.Max trace length < 7.2 inchs；4.Max allowed via < 4；5.Trace impedance 100ohm+/-10%；6 . 与其他信号 间 距遵循3W 原则；

VCCA0V9_HDMIVCCA1V8_HDMI

HDMI_TX0N [24]HDMI_TX0P [24]

HDMI_TX1P [24]HDMI_TX1N [24]

HDMI_TX2P [24]HDMI_TX2N [24]

HDMI_TXCP [24]HDMI_TXCN [24]

PORT_HPD [24]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.313 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.313 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.313 27

RK3399_ROCKPI4

U1QRK3399

MIPI_TX0_D0PAG15

MIPI_TX0_D0NAH15

MIPI_TX0_D1PAG14

MIPI_TX0_D1NAH14

MIPI_TX0_D2PAG11

MIPI_TX0_D2NAH11

MIPI_TX0_D3PAG9

MIPI_TX0_D3NAH9

MIPI_TX0_CLKPAG12

MIPI_TX0_CLKNAH12

MIPI_TX0_REXTAF12

MIPI_TX0_AVDD_1V8AB12

U1MRK3399

EDP_DC_TPG20

EDP_AUXNA28EDP_AUXPB28

EDP_TX3PD30

EDP_TX3ND31

EDP_TX2NC31EDP_TX2PC30

EDP_TX1NA30EDP_TX1PB30

EDP_TX0PB29

EDP_TX0NA29

EDP_AVDD_1V8_1J19

EDP_AVDD_1V8_2J20

EDP_AVDD_0V9H20

EDP_AVSS_1B31

EDP_AVSS_2C28

EDP_AVSS_3C29

EDP_AVSS_4D29

EDP_AVSS_5H19

EDP_AVSS_6J21

EDP_CLK24M_INH21

EDP_REXTG21

R1 1.62K R0402 1%1 2

C24.7uFC0603X5R10V

12

C3100nFC0201X5R10V

12

U1NRK3399

HDMI_AVDD_0V9_1AA16

HDMI_AVDD_1V8AD16

HDMI_TX2PAK19

HDMI_TX2NAL19

HDMI_TX1PAK18

HDMI_TX1NAL18

HDMI_TX0PAK17

HDMI_TX0NAL17

HDMI_TCNAL16HDMI_TCPAK16

HDMI_REXTAF15

HDMI_HPDAE15

HDMI_AVDD_0V9_2AA17

C1100nFC0201X5R10V

12

Page 14: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

3.3V Only

1.8V Only VDDPST=VDDIO=1.8V

VDDPST=1.8V,VDDIO=3.3V

other 3.0V mode:VDDPST=1.5V,VDDIO=3.0V1.8V mode:VDDPST=1.8V,VDDIO=1.8V

Note:RK3399 part I is 3.3V only Note:RK3399 part E is 1.8V/3.0V mode

Note:RK3399 part G is 1.8V only

Note:RK3399 part J is 1.8V/3.0V mode

Note:RK3399 part J is 1.8V/3.0V mode

SDIO design rule:1 . D a t a [ 0 : 3 ]、c m d走线做为一组 ，并行走线并整组包地， 组 内 等 长要 求 为 + /-1 00mil；2 . C l k 需要单独走线并包 地处理， 与 d a t a间的延时小 于 20ps ；；4.Max trace length < 3.93 inchs；5.Trace impedance 50ohm+/-10%；6 . 与其他信号 间 距遵循3W 原则；

Note:RK3399 part I is 3.3V only

UART2DBG_RXUART2DBG_TX

I2C_SDA_PMIC

I2C_SCL_PMIC

USER_LED1

USER_LED2USER_LED1USER_LED2

MAC_TXD2MAC_TXD3

PHY_TXD0

PHY_TXD3

PHY_TXD2

PHY_TXD1

MAC_MDIO

MAC_TXD0MAC_TXD1

MAC_TXEN

MAC_TXCLK

VCC_1V8

VCC_1V5 VCC_3V0

VCC_1V5

VCC_3V0

VCC_1V5

VCC_3V0

VCC_1V5

VCC_3V0

VCC_1V5

VCC_3V0

VCC_3V0

VCC_1V5 VCC_3V0

VCC3V3_LAN

VCC3V3_LAN

VCC_1V8

VCC_1V8VCC3V3_LAN

VCC_3V0

VCC5V0_SYS

UART0_TXD [22]

SDIO0_CMD [22]SDIO0_CLK [22]

SDIO0_D0 [22]SDIO0_D1 [22]

SDIO0_D3 [22]SDIO0_D2 [22]

PMIC_SLEEP_H [17]

I2C_SDA_PMIC [17]

I2C_SCL_PMIC [17]

I2C_SDA_HDMI [24]I2C_SCL_HDMI [24]

HDMI_CEC [24]

VCC5V0_HOST_EN [19]

VCC5V0_TYPEC0_EN [19]

UART0_RXD [22]

PMIC_INT_L [17]

UART0_RTS [22]UART0_CTS [22]

LOG_DVS_PWM [17]

GPU_SLEEP_H [17]

CPU_B_SLEEP_H [17]

I2S0_SCLK [26]

I2S0_LRCK_TX [26]I2S0_SDI0 [26]

BT_WAKE_L [22]

I2C_SDA_AUDIO [26,27]I2C_SCL_AUDIO [26,27]

I2S0_SDO0 [26]

I2S0_LRCK_RX [26]

I2S_CLK [26]

PCIE_PERST_L [25]

GPIO4_A4 [27]

GPIO4_A6 [27]GPIO4_A7 [27]

GPIO4_C2 [27]

GPIO4_C6 [27]

GPIO1_B0 [21,27]

GPIO1_A7 [21,27]

GPIO1_B1 [21,27]

GPIO4_A5 [27]

GPIO4_D6 [27]

GPIO4_C3 [27]GPIO4_C4 [27]

GPIO4_A3 [27]

GPIO4_D2 [27]

GPIO4_D4 [27]GPIO4_D5 [27]

GPIO1_B2 [21,27]

GPIO3_C0 [27]

PHY_TXD3 [18]PHY_TXD2 [18]

PHY_TXD1 [18]PHY_TXD0 [18]

PHY_TXEN [18]MAC_CLK [18]

PHY_TXCLK [18]

MAC_MDCLK [18]

MAC_MDIO [18]

MAC_RXD2 [18]MAC_RXD3 [18]

MAC_RXD0 [18]MAC_RXD1 [18]

MAC_RXCLK [18]

MAC_RXDV [18]

PHY_RST [18]

I2C4_SCL [27]I2C4_SDA [27]

CAM_GPIO1 [27]

PHY_PMEB [18]

PHY_INT [18]

GPIO4_C5 [27]

PCIE_CLKREQ_L [25]

PCIE_PWR [25]

Project:

File:

Date:

Designed by:Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.314 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.314 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.314 27

RK3399_ROCKPI4

R24.7K

R0402

5%

12

C9100nFC0201X5R10V

12

C4100nFC0201X5R10V

12

U1ERK3399

GPIO1_C0/SPI3_TXD/I2C0_SCL_uN30

GPIO1_B7/SPI3_RXD/I2C0_SDA_uM26

GPIO1_C1/SPI3_CLK_dM27

GPIO1_C2/SPI3_CSn0_uN31

GPIO1_C3/PWM2_dM28

GPIO1_C4/I2C8_SDA_uM29

GPIO1_C5/I2C8_SCL_uM30

GPIO1_C6/TCPD_VBUS_SOURCE0_dL25

GPIO1_C7/TCPD_VBUS_SOURCE1_dM31

GPIO1_D0/TCPD_VBUS_SOURCE2_dL26

DFTJTAG_TMS_uAA24

DFTJTAG_TRSTn_dAB24

PMUIO2_VDDPSTN23

PMUIO2_VDDP23

GPIO1_A0/ISP0_SHUTTER_EN/ISP1_SHUTTER_EN/TCPD_VBUS_SINK_EN_dR25

GPIO1_A1/ISP0_SHUTTER_TRIG/ISP1_SHUTTER_TRIG/TCPD_CC0_VCONN_EN_dT31

GPIO1_A2/ISP0_FLASHTRIGIN/ISP1_FLASHTRIGIN/TCPD_CC1_VCONN_EN_dR26

GPIO1_A3/ISP0_FLASHTRIGOUT/ISP1_FLASHTRIGOUT_dR27

GPIO1_A4/ISP0_PRELIGHT_TRIG/ISP1_PRELIGHT_TRIG_dR28

GPIO1_A5/AP_PWROFF_dR30

GPIO1_A6/TSADC_INT_zP26

GPIO1_A7/SPI1_RXD/UART4_RX_uP27

GPIO1_B0/SPI1_TXD/UART4_TX_uR31

GPIO1_B1/SPI1_CLK/PMCU_JTAG_TCK_uP28

GPIO1_B2/SPI1_CSn0/PMCU_JTAG_TMS_uP29

GPIO1_B3/I2C4_SDA_uP31

GPIO1_B4/I2C4_SCL_uP30

GPIO1_B5_dM24

GPIO1_B6/PWM3B_IR_dM25

C7100nFC0201X5R10V

12

U1IRK3399

GPIO3_C1/MAC_TXCLK/UART3_RTSn_uE28GPIO3_C0/MAC_COL/UART3_CTSn/SPDIF_TX_uD27

GPIO3_B7/MAC_CRS/CIF_CLKOUTB/UART3_TX_uB27GPIO3_B6/MAC_RXCLK/UART3_RX_uF25GPIO3_B5/MAC_MDIO/UART1_TX_uG26GPIO3_B4/MAC_TXEN/UART1_RX_uH22GPIO3_B3/MAC_CLK/I2C5_SCL_uG24GPIO3_B2/MAC_RXER/I2C5_SDA_uF23GPIO3_B1/MAC_RXDV_dC27GPIO3_B0/MAC_MDC/SPI0_CSn1_uE29

GPIO3_A7/MAC_RXD1/SPI0_CSn0_uF27GPIO3_A6/MAC_RXD0/SPI0_CLK_uE26GPIO3_A5/MAC_TXD1/SPI0_TXD_dG23GPIO3_A4/MAC_TXD0/SPI0_RXD_dD26GPIO3_A3/MAC_RXD3/SPI4_CSn0_uE25GPIO3_A2/MAC_RXD2/SPI4_CLK_uE30GPIO3_A1/MAC_TXD3/SPI4_TXD_dH23GPIO3_A0/MAC_TXD2/SPI4_RXD_dF24

APIO1_VDDJ23

APIO1_VDDPSTJ22

R8 4.7K R04025%1 2

R9 1.5K R04025%1 2

R10 2.2K R04025%1 2

R6 4.7K R04025%1 2

R121KR0402

5%1 2

R4 22R R04025%1 2

C6100nFC0201X5R10V

12

R7 4.7K R04025%1 2

R11 2.2K R04025%1 2

U1KRK3399

GPIO4_C0/I2C3_SDA/UART2B_RX_uAG6

GPIO4_C1/I2C3_SCL/UART2B_TX_uAL2

GPIO4_C2/PWM0/VOP0_PWM/VOP1_PWM_dAF5

GPIO4_C3/UART2C_RX_uAK2

GPIO4_C4/UART2C_TX_uAJ4

GPIO4_C5/SPDIF_TX_dAK1

GPIO4_C6/PWM1_dAL3

GPIO4_C7/HDMI_CECINOUT/EDP_HOTPLUG_uAD7

GPIO4_D0/PCIE_CLKREQnB_uAE6

GPIO4_D1/DP_HOTPLUG_dAK4

GPIO4_D2_dAH3

GPIO4_D3_dAK3

GPIO4_D4_dAH5

APIO4_VDDPSTAC8

GPIO4_D5_dAJ3

GPIO4_D6_dAG4

APIO4_VDDAC9

R5 4.7K R04025%1 2

C8100nFC0201X5R10V

12

R13NCR0402

5%1 2

C5100nFC0201X5R10V

12

R141KR0402

5%1 2

R3 22R R04025%1 2

C3100nFC0402X5R10V

12

U1GRK3399

GPIO2_C0/UART0_RX_uAE9

GPIO2_C1/UART0_TX_uAH8

GPIO2_C2/UART0_CTSn_uAG8

GPIO2_C3/UART0_RTSn_uAL5

GPIO2_C4/SDIO0_D0/SPI5_RXD_uAD8

GPIO2_C5/SDIO0_D1/SPI5_TXD_uAK5

GPIO2_C6/SDIO0_D2/SPI5_CLK_uAG7

GPIO2_C7/SDIO0_D3/SPI5_CSn0_uAE8

GPIO2_D0/SDIO0_CMD_uAH6

GPIO2_D1/SDIO0_CLKOUT/TEST_CLKOUT1_uAF7

GPIO2_D2/SDIO0_DETN/PCIE_CLKREQn_uAL4

GPIO2_D3/SDIO0_PWREN_dAD9

GPIO2_D4/SDIO0_BKPWR_dAF8

APIO3_VDD_1V8AB8

LED1LED_GREENLED0603

C1DNPC0402

12

LED2LED_GREENLED0603

R14.7K

R0402

5%

12

U1JRK3399

GPIO3_D0/I2S0_SCLK_dAG3

GPIO3_D1/I2S0_LRCK_RX_dAF4

GPIO3_D2/I2S0_LRCK_TX_dAJ2

GPIO3_D3/I2S0_SDI0_dY7

GPIO3_D4/I2S0_SDI1SDO3_dAE5

GPIO3_D5/I2S0_SDI2SDO2_dAA6

GPIO3_D6/I2S0_SDI3SDO1_dAH2

GPIO3_D7/I2S0_SDO0_dAH1

GPIO4_A0/I2S_CLK_dAC7

APIO5_VDDY8

APIO5_VDDPSTAA8

GPIO4_A1/I2C1_SDA_uAG1

GPIO4_A2/I2C1_SCL_uY6

GPIO4_A3/I2S1_SCLK_dAF3

GPIO4_A4/I2S1_LRCK_RX_dAA7

GPIO4_A5/I2S1_LRCK_TX_dAJ1

GPIO4_A6/I2S1_SDI0_dAD6

GPIO4_A7/I2S1_SDO0_dAC6

C2100nFC0402X5R10V

12

Page 15: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

PCIE design rule:1.Max intra-pair skew < 4ps；2.Max inter-pair skew < 1.6 ns；3.Max trace length < 14 inchs；4.Max allowed via < 4；5.Trace impedance 100ohm+/-10%；6 . 与其他信号 间 距遵循3W 原则；

VCC_0V9

VCC_0V9

VCC_1V8

VCC_1V8

PCIE_TX0P [25]PCIE_TX0N [25]

PCIE_REF_CLK_P [25]PCIE_REF_CLK_N [25]

PCIE_RX0_P [25]PCIE_RX0_N [25]

PCIE_TX1P [25]PCIE_TX1N [25]

PCIE_TX2P [25]PCIE_TX2N [25]

PCIE_TX3P [25]PCIE_TX3N [25]

PCIE_RX1_P [25]PCIE_RX1_N [25]

PCIE_RX2_P [25]PCIE_RX2_N [25]

PCIE_RX3_P [25]PCIE_RX3_N [25]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.315 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.315 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.315 27

RK3399_ROCKPI4

C2100nFC0201X5R10V

12

U1ORK3399

PCIE_TX0_PAE30

PCIE_TX0_NAE31

PCIE_RX0_PAF30

PCIE_RX0_NAF31

PCIE_TX1_PAG30

PCIE_TX1_NAG31

PCIE_RX1_PAH30

PCIE_RX1_NAH31

PCIE_TX2_PAA27

PCIE_TX2_NAA28

PCIE_RX2_PAC27

PCIE_RX2_NAC28

PCIE_TX3_PAD27

PCIE_TX3_NAD28

PCIE_RX3_PAF27

PCIE_RX3_NAF28

PCIE_RCLK_100M_NAD30PCIE_RCLK_100M_PAD31

PCIE_AVDD_1V8Y24

PCIE_AVDD_0V9W24

C1100nFC0201X5R10V

12

Page 16: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

DC IN&SYSTEM Power

fixed to 5.0VTo avoid the noise issue 5V<VIN<24V

DMDP

VCC12V_DCIN VCC5V0_SYSVCC12V

VCC_LDO5V

VCC_LDO5V

VCC_LDO5V VCC_LDO5V

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.316 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.316 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.316 27

RK3399_ROCKPI4

R10NC

R0402

5%

12

ED2ESD5451NE0402N

12

R11NC

R0402

5%

12

R12NC

R0402

5%

12

R75.1K

R0402

5%

12

R8100RR04025%

1 2

U1NB679GDQFN12_2R00X3R00X1R00

VIN1

PG

3

VOUT5

BS

T8

SW7

EN11

AGND10

EN_LDO12

VC

C9

LDO6

PGND2

NC4

R9100RR04025%

1 2

R45.1K

R0402

5%

12

C322uFC0603X5R10V

12

C2220nFC0402X5R25V

12

C6100nFC0402X5R16V

12

U3

MCU

VCC5

MODE13

MODE24

GND2 DP1 DM6

C10220P

C0402

X5R

16V

12

C9 102C0402 X5R 16V

1 2

R65.1K

R0402

5%

12

J1USB_TYPEC_115H0TYPEC-16PIN-SMD1

GND1A1

SSTX1_PA2SSTX1_NA3

VBUS_1A4

CC1A5

DP1A6DM1A7

SBU1A8

VBUS_2A9

SSRX2_NA10

SSRX2_PA11

GND2A12

GND4B12

SSRX1_PB11SSRX1_NB10

VBUS_4B9

SBU2B8

DM2B7

DP2B6

CC2B5

VBUS_3B4

SSTX2_NB3

SSTX2_PB2

GND3B1

GND_E1E1

GND_E2E2

GND_E3E3

GND_E4E4

GND_E5E5

GND_E6E6

GND_E7E7

GND_E8E8

HOLE_1H1

HOLE_2H2

C8 1uFC0402 X5R 16V

1 2

R2 0.1R R1206

C422uFC0603X5R10V

12

C122uFC0805X5R16V

12

R13.3RR04025%

1 2

U2

LDR6015

GND1

RESV2

RESV3

VSR24

RVOL5

GLED6

BLED7

VSR014

CC1A13

CC2A12

VSR111

SVOL10

RLED9

DET8

PDLDO15 VDD16

C121uFC0603X5R10V

12

C5100nFC0402X5R16V

12

C71uFC0402X5R16V12

C11220P

C0402

X5R

16V

12

ED1ESD5451NE0402N

12

L1

SPM5020T-2R2M-LRIND-5020

R13NC

R0402

5%

12

R5100KR04025%

1 2

R310KR04025%1

2

Page 17: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Feedback from DDR device

LPDDR4:1.15V

VDD_GPU power

0.36mS

VCC_0V9 power

TT2102_ADJ

VCC3V3_SYS power

VDD_CPU_B power

0.36mS

VDD_LOG:Min=0.8V;Default=0.9V;Max=1.4V;

VDD_LOG power

关机可保持系统时 间；

用于插 电 开 机

PMICI>1.5A

I>2AI>1.5A

RTC_CLKO_SOCRTC_CLKO_WIFI

VDD_CPU_L

VDD_CENTER

VCC_DDR

RESET_L

PMIC_VDCEXT_EN

I2C_SCL_PMICI2C_SDA_PMIC

EXT_EN

I2C_SCL_PMICI2C_SDA_PMIC

VDD_LOG

PWR_KEY_L

VCC5V0_SYS

VCC5V0_SYS

VCC3V3_SYS

VCC5V0_SYS

VCC5V0_SYS

VCC5V0_SYS

VCC5V0_SYS

VCC5V0_SYS

VCC_3V0

VCC_RTC

VCC5V0_SYS

VCC_1V8

VCC_1V8

VCC_DDR

VCC_1V8

VCC_1V8

VDD_CPU_L

VCC_SDIO

VCC_3V0

VCC_1V5

VCCA_1V8

VCC_RTC

VCC_RTC

VPP_OTP

VPP_OTP

VCC_RTC

VCC5V0_SYS VDD_GPUVCC3V3_SYS

VCC_0V9VCC3V3_SYS

VCCA1V8_HDMI

VCCA0V9_HDMI

VDD_CENTER

VCC5V0_SYS VCC3V3_SYS

VCC5V0_SYS VDD_CPU_BVCC_1V8

VDD_LOGVCC5V0_SYS

VCC_1V8

VCC_3V0

VCC_RTC

VCC1V8_DDR

VCC_BATTERY

VCC5V0_SYS

VCC5V0_SYS

VCCA1V8_CODEC

VCCA3V0_CODEC

GND

VCC3V3_SYS VCC_CAM

VCC_MIPI

I2C_SDA_PMIC[14,17]

PMIC_INT_L[14]

I2C_SCL_PMIC[14,17]PMIC_SLEEP_H[14,17]

RESET_L[7]

VDD_GPU_FB [6]

GPU_SLEEP_H[14]

RTC_CLKO_SOC [7]RTC_CLKO_WIFI [22]

CPU_B_SLEEP_H[14]

VDD_CPU_B_FB [6]

I2C_SDA_PMIC [14,17]PMIC_SLEEP_H [14,17]

I2C_SCL_PMIC [14,17]

LOG_DVS_PWM[14]

PWR_KEY_L [7]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.317 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.317 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.317 27

RK3399_ROCKPI4

C4310uF

C0603

X5R10V

12

C722uFC0603X5R10V

12

C12 100nFC0402 X5R 16V

1 2

L41uH

IND-2520125.1A 52.9mohm

R6 10K R04025%1 2

C822uFC0603X5R10V

12

C3322uF

C0603

X5R6_3V

12

C16 1uFC0402 X5R 10V

1 2

C55100nFC0402X5R16V

12

C6222nFC0402X5R25V

12

R2200KR04021%

12

R2020KR04021%1 2

C40 22pFC0402 C0G 50V

1 2

C25 1uFC0402 X5R 10V

1 2

C4622uF

C0603

X5R6.3V

12

C36 1uFC0402 X5R 10V

1 2

R1333KR04021%

12

C59100nFC0402X5R16V

12

L31uHIND-2520125.1A 52.9mohm

R1447KR04025%

1 2

C50100pF

C0402

C0G50V

12

U5SY8089AAACSOT_23_5

EN1

GND2

LX3

VIN4

FB/OUT5

C5422uF

C0603

X5R6_3V

12

C4522uF

C0603

X5R6.3V

12

C26 1uFC0402 X5R 10V

1 2

SW1NC/TD-36EATD-36EA

22

11

C52100nFC0402X5R 16V

12

C18 1uFC0402 X5R 10V

1 2

D2B5819WSSOD_323

1 2

C14 100nFC0402 X5R 16V

1 2

C4910uF

C0603

X5R10V

12

R8 47K R04025%1 2

R1610KR04021%

12

C611uFC0402X5R 10V

12

C1010uFC0603X5R 6_3V

12

C421uFC0402X5R 10V

12

C32 100nFC0402 X5R 16V

1 2

U2SMD-2P-1.25SMD-2P-1.25

1

2

3

4

C947pFC0402C0G 50V1 2

C37 1uFC0402 X5R 10V

1 2

C22 100nFC0402 X5R 16V

1 2

C48100nFC0402X5R 16V

12

R1782KR04021%

12

R91MR04025%

12

Buck1

Buck2

Buck3

Buck45A Max

5A Max

3A Max

2.5A Max

1.8-3.4V/150mA

0.7V-1.5V

0.7V-1.5V

1.0V-1.8V

1.8V-3.3V

1.8-3.4V/150mA

0.8-2.5V/100mAlow noise

1.8-3.4V/150mA

1.8-3.4V/300mA

0.8-2.5V/150mA

0.8-2.5V/300mA

1.8-3.4V/300mA

0.2R Switch

0.2R Switch

LDO&Switch

ToAp

RTC

REF

DCDC1

DCDC2

DCDC3

DCDC4

low noise

low noise

QFN68_7R00X7R00X0R80_TRK808-DU1

VCC145

VCC1344

SW143

SW542

VFB139

GND141

GND640

VCC1423

VCC224

SW625

SW226

VFB229

GND727

GND228

VREF37

VREFGND64

VCCA36

ResetKey/VPPOTP6

VCC632

VCC74

VCC88

VCC913

VCC101

VCC1116

VCC1210

VDC34

VLDOA35

AGND30

VDDIO17

SDA18

SCL19

BOOT052

BOOT153

EXT_EN55

PWRON51

SLEEP50

NRESPWRON20

INT49

DVS122

DVS221

DVSOK54

OSC32KOUT66

OSC32KIN65

CLK32KOUT267always on CLK32KOUT168

VCCRTC9

DGND38

VSWOUT211

VSWOUT17

VLDO815

VLDO75

VLDO62

VLDO514

VLDO412

VLDO33

VLDO233

VLDO131

GND546

NC248

NC147

GND357

VFB356

SW358

VCC359

GND462

VFB463

SW461

VCC460

GNDPAD69

R12150KR04021%

12

C5310uFC0603X5R10V

12

L50.24uHIND-2520126.40A 0.029ohm

C39 22pFC0402 C0G 50V

1 2

C522uFC0603X5R10V

12

U4SYR838PKCCSP20_1R96X1R56X0R66

VIN_1D1

VIN_2D2

VIN_3E1

VIN_4E2

SW_1D3

SW_2D4

SW_3E3

SW_4E4

GND1B2

GND2B3

GND3C1

GND4C2

GND5C3

GND6C4

VSELA1

ENA2

SDAB1

AGNDB4

SCLA3

VOUTA4

C584.7uFC0603X5R10V

12

C5747pFC0402C0G50V

12

R1110K

R04025%

12

C24 1uFC0402 X5R 10V

1 2

R10 10K R04025%1 2

C3022uF

C0603

X5R6_3V

12

C21 1uFC0402 X5R 10V

1 2

D1BAT54CSOT23

13

2

C1 10uFC0603 X5R 6_3V

1 2

C20 1uFC0402 X5R 10V

1 2

R1982KR04021%

12

C622uFC0603X5R10V

12

C222uFC0603X5R10V

12

C2710uF

C0603

X5R10V

12

L83.3uHIND-2520121.32A 0.08ohm

R24100KR04021%

12

C5122uF

C0603

X5R6_3V

12

C3122uF

C0603

X5R6_3V

12

C34 1uFC0402 X5R 10V

1 2

C4422uF

C0603

X5R6.3V

12

U3SYR837PKCCSP20_1R96X1R56X0R66

VIN_1D1

VIN_2D2

VIN_3E1

VIN_4E2

SW_1D3

SW_2D4

SW_3E3

SW_4E4

GND1B2

GND2B3

GND3C1

GND4C2

GND5C3

GND6C4

VSELA1

ENA2

SDAB1

AGNDB4

SCLA3

VOUTA4

C41 100nFC0402 X5R 16V

1 2

C1122uFC0603X5R 10V

12

R18118KR04025%

12

U6SY8088AAC/PT3409A/BSOT_23_5

EN1

GND2

LX3

VIN4

FB/OUT5

C4722uF

C0603

X5R6.3V

12

R2230KR04021%

12

R7 10K R04025%1 2

C19 1uFC0402 X5R 10V

1 2

R1 0R R06035%1 2

L12.2uHIND-2520121.6A 0.06ohm

R510KR04025%

12

L60.24uHIND-2520126.40A 0.029ohm

C422uFC0603X5R 10V

1 2

C35 100nFC0402 X5R 16V

1 2

C17 1uFC0402 X5R 10V

1 2

Y132.768KHzCRY-3215

12

3

U7LP3983SAB5F-08/SGM2036-ADJSOT_23_5

IN1

GND2

SHDN3

BP4

FB/OUT5

L22.2uHIND-2520121.6A 0.06ohm

C60100pFC0402C0G50V

12

C56100nFC0402X5R16V

12

C23 1uFC0402 X5R 10V

1 2C2922uF

C0603

X5R6_3V

12

C13 1uFC0402 X5R 10V

1 2

C3 22uFC0603 X5R 10V

1 2

R330KR04021%

1 2

C28 1uFC0402 X5R 10V

1 2

R410K

R04025%

12

C15 1uFC0402 X5R 10V

1 2

C38100nFC0402X5R 16V

12

L7SPM4020T-3R3M-LRIND-40201.32A 0.08ohm

R21180KR04021%1 2

R2310KR04021%

12

R1547KR04025%

1 2

Page 18: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Connect ENSWREG to AVDD33 to enableSwitching regulator or connect ENSWREGto GND to disable Switching regulator.

PHY Address=001(RTL8211E)

Without TX Delay

Config for all capability

Pull down for 2.5V RGMII(RTL8211D/8211E)Pull up for 3.3V RGMII (RTL8211D/8211E)Pull up1.5 /1.8V RGMII (RTL8211E-VL only)

Without RX Delay

CAP. close to PIN44.45

Inductance close to PIN48

Close to PHY

GMAC 10/100/1000 RGMII Ethernet PHY

LINK&ACT

PHY_CLKOUT125 MAC_CLK

ENSWREG

PHY_RXD0

PHY_PMEB

PHY_INT

VDDREG

PHY_RST

MAC_MDIO

LED0_AD0

PH

Y_R

XD

0

PH

Y_T

XC

LK

PH

Y_R

XD

3

PH

Y_R

XD

1

PH

Y_R

XC

LK

PH

Y_R

XD

V

PH

Y_R

XD

2

PH

Y_T

XD

1P

HY

_TX

D0

RE

GO

UT

MDI1+

MDI3-MDI3+

MDI0-

MDI1-

MDI2-

LED1_AD1

PHY_TXEN

PHY_PMEB

PHY_TXD3PHY_TXD2

LED2_RXDLY

MAC_MDCLK

PH

Y_X

TA

L2P

HY

_XT

AL1

PH

Y_I

NT

RS

ET

VD

DR

EG

EN

SW

RE

G

MDI0+

MDI2+

PH

Y_C

LKO

UT

125

PHY_XTAL2

PHY_XTAL1

REGOUT

LED2_RXDLY

LED1_AD1

LED0_AD0

PHY_RXDV

PHY_RXD2

PHY_RXD3

PHY_RXD1

MAC_RXD2PHY_RXD2MAC_RXD3PHY_RXD3

MAC_RXD1PHY_RXD1MAC_RXD0PHY_RXD0

MAC_RXDVPHY_RXDV

MAC_RXCLKPHY_RXCLK

LED1_AD1RGMII_GR-

MDI2-

MDI2+

RGMII_YE-LED0_AD0

MDI3-

MDI3+

MDI0-

MDI0+

MDI1+

MDI1-

TR1TR0

TR3

TR2

VCC3V3_LAN

VCC3V3_LAN

VCC3V3_LAN

VCC3V3_LAN

VCC3V3_LAN

VCC3V3_LAN

VCC3V3_LAN

VCC3V3_LAN

VCC3V3_LAN

VDD1V0_EPHY

VCC3V3_LAN

VDD1V0_EPHY

VCC3V3_LAN

VDD1V0_EPHY

VDD1V0_EPHY

VDD1V0_EPHY

VCC3V3_LAN

VDD1V0_EPHY

VCC3V3_SYS

VCC3V3_LAN PHY_PMEB [14]

PHY_INT [14]

PHY_TXD1 [14]

PHY_TXD3 [14]

PHY_TXD0 [14]

PHY_TXD2 [14]

MAC_RXD1 [14]MAC_RXD0 [14]

MAC_MDCLK [14]

MAC_RXDV [14]

PHY_TXEN [14]PHY_TXCLK [14]

PHY_RST [14]

MAC_RXCLK [14]

MAC_CLK [14]

MAC_RXD2 [14]MAC_RXD3 [14]

MAC_MDIO [14]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.318 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.318 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.318 27

RK3399_ROCKPI4

R5 22R R04025%1 2

R9 4.7K R04025%1 2

R7 2.49K R04021%1 2

J2

CON4A

1324

FB1180R-100ML06031.5A25%

1 2

C8100nFC0402X5R16V

12

U1RTL8211E-VB-CGQFN48_6R00X6R00X1R00_T

MDI[0]+1

MDI[0]-2

AVDD10_13

MDI[1]+4

MDI[1]-5

AVDD33_16

MDI[2]+7

MDI[2]-8

AVDD10_29

MDI[3]+10

MDI[3]-11

NC12

RX

CT

L/P

HY

AD

213

RX

D0/

SE

LRG

V14

DV

DD

33_1

15

RX

D1/

TX

DLY

16

RX

D2/

AN

017

RX

D3/

AN

118

RX

C19

INT

B20

DV

DD

33_2

21

TX

C22

TX

D0

23

TX

D1

24

TXD225TXD326TXCTL27DVDD10_128PHYRSTB29MDC30MDIO31LED2_RXDLY32PMEB33LED0/PHYAD034LED1/PHYAD135DVDD10_236

DV

DD

33_3

37E

NS

WR

EG

38R

SE

T39

AV

DD

1040

AV

DD

33_2

41C

KX

TA

L142

VD

DR

EG

245

CLK

125

46G

ND

47R

EG

OU

T48

CK

XT

AL2

43V

DD

RE

G1

44

GN

D(E

PA

D)

49

C13100nFC0201X5R16V

12

C1612pFC0402C0G 50V

12

L1

2.2uH

IND-252012

1.6A

0.06ohm

R8 4.7K R04025%1 2

R1 510R R0402 5%1 2

R12 4.7K R04025%1 2

C7100nFC0402X5R16V

12

C184.7uFC0603X5R10V

12

C15100nFC0402X5R16V

12

C12100nFC0402X5R16V

12

C14100nFC0402X5R16V

12

Y125MHzCRY4_3R20X2R50X0R80

XIN1

GND12

XOUT3

GND24

R14 4.7K R04025%1 2

C6100nFC0402X5R16V

12

R13 0R R04025%1 2

C11100nFC0402X5R16V

12

R6 4.7K R04025%1 2

R2 510R R04025%

1 2

C310uF

C0603

X5R6.3V

12

J1

HR911130CRJ45_HRK1

TCT4 MDI3-

10

MDI2+7

MDI0-2

MDI3+9

MDI1+3

MDI1-6

MDI2-8

1919

2020

MDI0+1

G+15

G-16

Y-18 Y+17

VC

111

VC

212

VC

313

VC

414

TCT5

C2DNPC0402

12

C5100nFC0402X5R16V

12

C1712pFC0402C0G 50V

12

C104.7uFC0603X5R10V

12

R11 4.7K R04025%1 2

R4 4.7K R04025%1 2

R15 4.7K R04025%1 2

C19100nFC0402X5R16V

12

C1 100nFC0402 X5R 16V

1 2

C4100nFC0402X5R16V

12

R3 4.7K R04025%1 2

R10 4.7K R04025%1 2

C9100nFC0402X5R16V

12

Page 19: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

USB3.0 OTG port

TYPEC0_U2VBUSDET

VCC5V0_TYPEC0_EN

USB3_SSRX1N

USB3_SSRX1P

USB3_SSTX1P

USB3_SSTX1N

USB3_SSRX1N

USB3_SSRX1P

USB3_SSTX1P

USB3_SSTX1N

TYPEC0_ID

TYPEC0_DM

TYPEC0_DP

USB3_SSRX1NUSB3_SSRX1P

USB3_SSTX1NUSB3_SSTX1P

USB3_DM

USB3_DP

USB3_SSRXNUSB3_SSRXP

USB3_SSTXPUSB3_SSTXN

VCC5V0_HOST_EN

HOST1_DMHOST1_DP

USB3_SSRXP

USB3_SSRXN

USB3_SSTXN

USB3_SSTXP

USB3_SSRXP

USB3_SSRXN

USB3_SSTXN

USB3_SSTXP

HOST0_DMHOST0_DP

USB3_DM

USB3_DP

TYPEC0_DP

TYPEC0_DM

USB3_DM

USB3_DP

TYPEC0_DP

TYPEC0_DM

HOST1_DP

HOST1_DM

HOST0_DM

HOST0_DP

HOST1_DP

HOST1_DM

HOST0_DM

HOST0_DP

VBUS_TYPEC

VCC5V0_SYS VBUS_TYPEC

VBUS_TYPEC VCC5V0_HOST1

VCC5V0_SYS VCC5V0_HOST1

VCC5V0_HOST1

TYPEC0_DP [10]TYPEC0_DM [10]VCC5V0_TYPEC0_EN [14]TYPEC0_U2VBUSDET [10]

TYPEC0_ID [10]

USB3_SSTX1N [10]USB3_SSTX1P [10]

USB3_SSRX1P [10]USB3_SSRX1N [10]

USB3_SSRXN [10]USB3_SSRXP [10]USB3_SSTXN [10]USB3_SSTXP [10]USB3_DM [10]USB3_DP [10]VCC5V0_HOST_EN [14]

HOST0_DP [10]HOST0_DM [10]

HOST1_DM [10]HOST1_DP [10]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.319 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.319 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.319 27

RK3399_ROCKPI4

R1

100R

R0402

1%

1 2

J3

Double-USB-HOST

1234

5678

9 12

10 11

U5TPD4E05U06SON10_2R50X1R00X0R50

IN11

IN22

IN34

IN45

OUT46

OUT37

OUT29

OUT110

GN

D1

3

GN

D2

8

U2TPD4E05U06SON10_2R50X1R00X0R50

IN11

IN22

IN34

IN45

OUT46

OUT37

OUT29

OUT110

GN

D1

3

GN

D2

8

C1100nFC0402X5R16V

12

U1TPD4E05U06SON10_2R50X1R00X0R50

IN11

IN22

IN34

IN45

OUT46

OUT37

OUT29

OUT110

GN

D1

3

GN

D2

8

C5100nFC0402X5R10V

12C4 100nFC0402 X5R 10V

1 2

J2

CON20B

123456789

1011

1213141516171819202122

FB290R-100MWCM2012F

1

3

2

4

FB390R-100MWCM2012F

1

3

2

4

C3100nFC0402X5R10V 12

C2 100nFC0402 X5R 10V1 2

U4SGM2576SOT_23_5

OCB3

GND2

VOUT1

EN4

IN5

R318KR04025%

12

R44.7K

R04021%

12

C710uFC0603X5R10V

12

C610uFC0603X5R10V

12

FB490R-100M

WCM2012F

1

3

2

4

R2 12K R04025%1 2

U6TPD4E05U06SON10_2R50X1R00X0R50

IN11

IN22

IN34

IN45

OUT46

OUT37

OUT29

OUT110

GN

D1

3

GN

D2

8

R5100KR04021%

12

J1

CON2

12

3

6 789

ED1ESD5451NE0402N

12

+E1

22uF/16V

U3SY6280AACSOT_23_5

OCB3

GND2

VOUT1

EN4

IN5

FB190R-100MWCM2012F

1

3

2

4

Page 20: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

20180111 LX20180111 LX20180111 LX20180111 LX

20180111 LX

DDR1_ODT0DDR1_ODT0DDR0_ODT0 DDR0_ODT0

VCC_DDR

VCC_DDR

VCC1V8_DDR VCC1V8_DDR

VCC_DDR VCC_DDR

VCC1V8_DDR

VCC_DDRVCC_DDR

VCC_DDR

VCC_DDR

VCC_DDR VCC_DDR

VCC1V8_DDR

VCC_DDR

VCC_DDR

VCC_DDR

VCC1V8_DDR

DDR0_D15[8]

DDR0_D8[8]DDR0_D9[8]

DDR0_D10[8]DDR0_D11[8]DDR0_D12[8]DDR0_D13[8]DDR0_D14[8]

DDR0_D0[8]DDR0_D1[8]DDR0_D2[8]DDR0_D3[8]DDR0_D4[8]DDR0_D5[8]DDR0_D6[8]DDR0_D7[8]

DDR0_DQS0P[8]DDR0_DQS0M[8]

DDR0_DQS1P[8]DDR0_DQS1M[8]

DDR0_DM0[8]

DDR0_DM1[8]

DDR0_CLK0P[8]DDR0_CLK0N[8]

DDR0_CKE0[8,20]DDR0_CKE1[8,20]

DDR0_A0[8,20]DDR0_A1[8,20]DDR0_A2[8,20]DDR0_A3[8,20]DDR0_A4[8,20]DDR0_A5[8,20]

DDR0_CS0N[8]DDR0_CS1N[8]

DDR0_D18 [8]

DDR0_D16 [8]DDR0_D17 [8]

DDR0_D19 [8]DDR0_D20 [8]DDR0_D21 [8]DDR0_D22 [8]DDR0_D23 [8]

DDR0_D24 [8]DDR0_D25 [8]DDR0_D26 [8]DDR0_D27 [8]DDR0_D28 [8]DDR0_D29 [8]DDR0_D30 [8]DDR0_D31 [8]

DDR0_A0 [8,20]DDR0_A1 [8,20]DDR0_A2 [8,20]DDR0_A3 [8,20]DDR0_A4 [8,20]DDR0_A5 [8,20]

DDR0_DM2 [8]

DDR0_DQS3P [8]DDR0_DQS3M [8]

DDR0_DQS2P [8]DDR0_DQS2M [8]

DDR0_DM3 [8]

DDR0_CKE0 [8,20]DDR0_CKE1 [8,20]

DDR0_RST[8]

DDR1_A2[8,20]DDR1_A1[8,20]DDR1_A0[8,20]

DDR1_A4[8,20]DDR1_A3[8,20]

DDR1_A5[8,20]

DDR1_CLK0P[8]DDR1_CLK0N[8]

DDR1_CS0N[8]DDR1_CS1N[8]

DDR1_CKE0[8,20]DDR1_CKE1[8,20]

DDR1_DQS3M [8]DDR1_DQS3P [8]

DDR1_DQS2M [8]DDR1_DQS2P [8]

DDR1_D18 [8]

DDR1_D20 [8]DDR1_D19 [8]

DDR1_D17 [8]DDR1_D16 [8]

DDR1_D22 [8]DDR1_D21 [8]

DDR1_D23 [8]

DDR1_D24 [8]

DDR1_D28 [8]DDR1_D27 [8]DDR1_D26 [8]DDR1_D25 [8]

DDR1_D31 [8]DDR1_D30 [8]DDR1_D29 [8]

DDR1_A2 [8,20]DDR1_A1 [8,20]DDR1_A0 [8,20]

DDR1_A4 [8,20]DDR1_A3 [8,20]

DDR1_A5 [8,20]

DDR1_CKE0 [8,20]DDR1_CKE1 [8,20]

DDR1_DM3 [8]

DDR1_DM2 [8]

DDR1_D10[8]DDR1_D9[8]DDR1_D8[8]

DDR1_D14[8]DDR1_D13[8]DDR1_D12[8]DDR1_D11[8]

DDR1_D15[8]

DDR1_DQS0M[8]DDR1_DQS0P[8]

DDR1_DM0[8]

DDR1_D0[8]

DDR1_D4[8]DDR1_D3[8]DDR1_D2[8]DDR1_D1[8]

DDR1_D7[8]DDR1_D6[8]DDR1_D5[8]

DDR1_DQS1M[8]DDR1_DQS1P[8]

DDR1_DM1[8]

DDR1_RST[8]

DDR0_CLK1P [8]DDR0_CLK1N [8]

DDR0_CS2N [8]DDR0_CS3N [8]

DDR1_CLK1P [8]DDR1_CLK1N [8]

DDR1_CS2N [8]DDR1_CS3N [8]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.320 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.320 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.320 27

RK3399_ROCKPI4

C2510uFC0603X5R6.3V

12

C48100nFC0402X5R16V

12

R3240RR04021%

12

C24100nFC0402X5R16V

12

C11100nFC0402X5R16V

12

C16100nFC0402X5R16V

12

C45100nFC0402X5R16V

12

C36100nFC0402X5R16V

12

C922uFC0603X5R6.3V

12

C4100nFC0402X5R16V

12

C28100nFC0402X5R16V

12

R7240RR04021%

12

C22100nFC0402X5R16V

12

C44100nFC0402X5R16V

12

C3100nFC0402X5R16V

12

C1710uFC0603X5R6.3V

12

C122uFC0603X5R6.3V

12

C31100nFC0402X5R16V

12

CH BCH A

U1ALPDDR4_32bitX2_200pBGA200

CA4_aH11

ZQ1_aA8

DQ15_aB9

DQ13_aE9

DMI1_aC10

DQS1_c_aE10

DQ10_aE11

DQ8_aB11

CA3_aH10

CA5_aJ11

ZQ0_aA5

DQ14_aC9

DQ12_aF9

DQS1_t_aD10

DQ11_aF11

DQ9_aC11

CA2_aH9

CK_c_aJ9 CK_t_aJ8

CKE0_aJ4

CKE1_aJ5

CS0_aH4

CS1_aH3

CA1_aJ2 CA0_aH2

ODT_CA_aG2

DQ7_aB4 DQ6_aC4 DQ5_aE4 DQ4_aF4

DMI0_aC3

DQS0_c_aE3

DQ3_aF2

DQS0_t_aD3

DQ2_aE2 DQ1_aC2 DQ0_aB2

DQ0_bAA2

DQ1_bY2

DQ2_bV2

DQ3_bU2

DQS0_t_bW3

DQS0_c_bV3

DMI0_bY3

DQ5_bV4DQ4_bU4

DQ6_bY4

DQ7_bAA4

CA0_bR2

ODT_CA_bT2

CA1_bP2

CS1_bR3

CKE1_bP5

CS0_bR4

CKE0_bP4

CK_t_bP8

CA2_bR9

CK_c_bP9

CA3_bR10

CA5_BP11

DQ14_bY9

DMI1_bY10

DQS1_t_bW10

DQ11_bU11

DQ9_bY11

CA4_bR11

DQ15_bAA9

DQ13_bV9DQ12_bU9

DQS1_c_bV10

DQ10_bV11

DQ8_bAA11

RESET_nT11

C3310uFC0603X5R6.3V

12

C43100nFC0402X5R16V

12

U2BLPDDR4_32bitX2_200pBGA200

VSS_1A3

VDD1_1F1

VDDQ_1B3

VDDQ_2B5

VDD2_1A4

VDD2_2A9

VDDQ_3B8

VDDQ_4B10

VSS_2A10

VDD1_2F12

VDDQ_5D1

VDDQ_6D5

VDD2_3F5

VDD2_4F8

VDDQ_7D8

VDDQ_8D12

VDD1_3G4

VSS_3C1

VDD2_8H12

VSS_21J1VDD2_10

K3

VSS_23J10

VDDQ_9F3

VSS_25K2

VDDQ_11U3

VSS_27K9

VDDQ_13W1

VSS_29N2

VDD1_4G9

VDD2_12K12

VSS_31N9

VDDQ_15W8

VSS_33P1

VDDQ_17AA3

VSS_37T1

VDDQ_19AA8

VSS_39T5

VDD2_14N3

VSS_41T10

VDD2_16N12

VSS_43V1

VDD2_18R5

VSS_44V5

VSS_45V8

VSS_46V12

VSS_47W2

VSS_48W4

VSS_49W9

VSS_50W11

VDD2_19R8

VSS_51Y1

VSS_52Y5

VSS_53Y8

VSS_54Y12

VSS_55AB3

VSS_56AB5

VSS_57AB8

VSS_58AB10

VDD2_20R12

VSS_4C5

VDD2_5H1

VSS_5C8

VSS_6C12

VSS_7D2

VSS_8D4

VSS_9D9

VSS_10D11

VSS_11E1

VDD2_6H5

VSS_12E5

VSS_13E8

VSS_14E12

VSS_15G1

VSS_16G3

VSS_17G5

VSS_18G8

VSS_19G10

VDD2_7H8

VSS_20G12VDD2_9

K1

VSS_22J3VDD2_11

K10

VSS_24J12

VDDQ_10F10

VSS_26K4

VDDQ_12U10

VSS_28K11

VDDQ_14W5

VSS_30N4

VDD2_13N1

VSS_32N11

VDDQ_16W12

VSS_34P3

VDDQ_18AA5

VSS_38T3

VDDQ_20AA10

DNU_2A2

DNU_3A11

VSS_40T8

VDD2_15N10

VSS_42T12

VDD2_17R1

VDD2_21U5

VDD2_22U8

VDD2_23AB4

VDD2_24AB9

DNU_1A1

DNU_4A12

DNU_5B1

DNU_6B12

VDD1_7U1

VDD1_8U12

VDD1_5T4

VDD1_6T9

DNU_8K5

DNU_9K8

DNU_10N5

DNU_11N8

DNU_12AA1

DNU_13AA12

DNU_14AB1

DNU_15AB2

DNU_16AB11

DNU_17AB12

DNU_7G11

VSS_35P10

VSS_36P12

C20100nFC0402X5R16V

12

C23100nFC0402X5R16V

12

C37100nFC0402X5R16V

12

U1BLPDDR4_32bitX2_200pBGA200

VSS_1A3

VDD1_1F1

VDDQ_1B3

VDDQ_2B5

VDD2_1A4

VDD2_2A9

VDDQ_3B8

VDDQ_4B10

VSS_2A10

VDD1_2F12

VDDQ_5D1

VDDQ_6D5

VDD2_3F5

VDD2_4F8

VDDQ_7D8

VDDQ_8D12

VDD1_3G4

VSS_3C1

VDD2_8H12

VSS_21J1VDD2_10

K3

VSS_23J10

VDDQ_9F3

VSS_25K2

VDDQ_11U3

VSS_27K9

VDDQ_13W1

VSS_29N2

VDD1_4G9

VDD2_12K12

VSS_31N9

VDDQ_15W8

VSS_33P1

VDDQ_17AA3

VSS_37T1

VDDQ_19AA8

VSS_39T5

VDD2_14N3

VSS_41T10

VDD2_16N12

VSS_43V1

VDD2_18R5

VSS_44V5

VSS_45V8

VSS_46V12

VSS_47W2

VSS_48W4

VSS_49W9

VSS_50W11

VDD2_19R8

VSS_51Y1

VSS_52Y5

VSS_53Y8

VSS_54Y12

VSS_55AB3

VSS_56AB5

VSS_57AB8

VSS_58AB10

VDD2_20R12

VSS_4C5

VDD2_5H1

VSS_5C8

VSS_6C12

VSS_7D2

VSS_8D4

VSS_9D9

VSS_10D11

VSS_11E1

VDD2_6H5

VSS_12E5

VSS_13E8

VSS_14E12

VSS_15G1

VSS_16G3

VSS_17G5

VSS_18G8

VSS_19G10

VDD2_7H8

VSS_20G12VDD2_9

K1

VSS_22J3VDD2_11

K10

VSS_24J12

VDDQ_10F10

VSS_26K4

VDDQ_12U10

VSS_28K11

VDDQ_14W5

VSS_30N4

VDD2_13N1

VSS_32N11

VDDQ_16W12

VSS_34P3

VDDQ_18AA5

VSS_38T3

VDDQ_20AA10

DNU_2A2

DNU_3A11

VSS_40T8

VDD2_15N10

VSS_42T12

VDD2_17R1

VDD2_21U5

VDD2_22U8

VDD2_23AB4

VDD2_24AB9

DNU_1A1

DNU_4A12

DNU_5B1

DNU_6B12

VDD1_7U1

VDD1_8U12

VDD1_5T4

VDD1_6T9

DNU_8K5

DNU_9K8

DNU_10N5

DNU_11N8

DNU_12AA1

DNU_13AA12

DNU_14AB1

DNU_15AB2

DNU_16AB11

DNU_17AB12

DNU_7G11

VSS_35P10

VSS_36P12

C5100nFC0402X5R16V

12

C8100nFC0402X5R16V

12

C26100nFC0402X5R16V

12

C30100nFC0402X5R16V

12

C39100nFC0402X5R16V

12

R810KR04025%DNP

12

R510KR04025%

12

C101uFC0402X5R16V

12

C421uFC0402X5R16V

12

C21uFC0402X5R16V

12

C4110uFC0603X5R6.3V

12

C27100nFC0402X5R16V

12

C38100nFC0402X5R16V

12

C6100nFC0402X5R16V

12

C29100nFC0402X5R16V

12

C12100nFC0402X5R16V

12

C46100nFC0402X5R16V

12

C35100nFC0402X5R16V

12

C13100nFC0402X5R16V

12

R110KR04025%

12

C47100nFC0402X5R16V

12

C14100nFC0402X5R16V

12

R410KR04025%DNP

12

C32100nFC0402X5R16V

12

C7100nFC0402X5R16V

12

C2110uFC0603X5R6.3V

12

CH BCH A

U2ALPDDR4_32bitX2_200pBGA200

CA4_aH11

ZQ1_aA8

DQ15_aB9

DQ13_aE9

DMI1_aC10

DQS1_c_aE10

DQ10_aE11

DQ8_aB11

CA3_aH10

CA5_aJ11

ZQ0_aA5

DQ14_aC9

DQ12_aF9

DQS1_t_aD10

DQ11_aF11

DQ9_aC11

CA2_aH9

CK_c_aJ9 CK_t_aJ8

CKE0_aJ4

CKE1_aJ5

CS0_aH4

CS1_aH3

CA1_aJ2 CA0_aH2

ODT_CA_aG2

DQ7_aB4 DQ6_aC4 DQ5_aE4 DQ4_aF4

DMI0_aC3

DQS0_c_aE3

DQ3_aF2

DQS0_t_aD3

DQ2_aE2 DQ1_aC2 DQ0_aB2

DQ0_bAA2

DQ1_bY2

DQ2_bV2

DQ3_bU2

DQS0_t_bW3

DQS0_c_bV3

DMI0_bY3

DQ5_bV4DQ4_bU4

DQ6_bY4

DQ7_bAA4

CA0_bR2

ODT_CA_bT2

CA1_bP2

CS1_bR3

CKE1_bP5

CS0_bR4

CKE0_bP4

CK_t_bP8

CA2_bR9

CK_c_bP9

CA3_bR10

CA5_BP11

DQ14_bY9

DMI1_bY10

DQS1_t_bW10

DQ11_bU11

DQ9_bY11

CA4_bR11

DQ15_bAA9

DQ13_bV9DQ12_bU9

DQS1_c_bV10

DQ10_bV11

DQ8_bAA11

RESET_nT11

C341uFC0402X5R16V

12

R6240RR04021%

12

C19100nFC0402X5R16V

12

C40100nFC0402X5R16V

12

R2240RR04021%

12

C15100nFC0402X5R16V

12

C18100nFC0402X5R16V

12

Page 21: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

eMMC FLASH

EMMC_CLKO

VCC_1V8VCC3V3_SYS

VCC_1V8

VCC_1V8

VCC3V3_SYS

VCC3V3_SYS

VCC3V3_SYS

EMMC_STRB[9]

EMMC_D0[9] EMMC_D1 [9]

EMMC_D2 [9]

EMMC_D3[9]

EMMC_D4[9]

EMMC_D5[9] EMMC_D6 [9]

EMMC_D7 [9]

EMMC_CMD [9]

EMMC_CLKO[9]

GPIO1_B0[14,27]GPIO1_A7[14,27]

GPIO1_B1[14,27]GPIO1_B2[14,27]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.321 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.321 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.321 27

RK3399_ROCKPI4

C4100nFC0402X5R16V

12

R2 10K R04025%1 2R3 10K R04025%1 2

R4 1K R04025%1 2

C110uFC0603X5R10V

12

U1

W25Q64FWZPIG

CS1

CLK6

DI(IO0)5

DO(IO1)2

HOLD(IO3)7

GND4

VCC8

WP(IO2)3

TPAD9

R5 1K R04025%1 2

SW1NC/TD-36EATD-36EA

22

11

J1

CON34A

GND1

D52

GND3

D44

GND5

D06

GND7

CLK8

GND9

D310

GND11

RSTN12

GND13

GND14

RCLK15

GND16

GND17

GND34

D633

GND32

D731

GND30

D129

GND28

D227

GND26

CMD25

GND24

VDDF23

VDDF22

VDD21

VDD20

GND19

GND18

3535

3636

3737

3838

3939

4040

4141

4242

4343

4444

4545

4646

4747

4848

4949

5050

5151

5252

5353

5454

5555

5656

5757

5858

5959

6060

6161

6262

6363

6464

C34.7uFC0603X5R10V

12

R1 10K R04025%1 2

J2

CON1

1

Q1MMBT3904M

SOT723

123

C2100nFC0402X5R16V

12

Page 22: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Option2

Option1

50 Ohm RF trace

up to 700mA

/SDIO_CLK SDIO0_CLK

BT

_WA

KE

_L

SDIO0_CMD

BT_REG_ON_H

/SDIO_CLK

UART0_RTSUART0_TXD

WIFI_REG_ON_H

BT

_HO

ST

_WA

KE

_L

UART0_RXDUART0_CTS

SDIO0_D0

SDIO0_D2

SDIO0_D1

SDIO0_D3

WIFI_HOST_WAKE_L

XTAL_INXTAL_OUT

VCC_1V8

VCC3V3_SYS

SDIO0_D0 [14]SDIO0_D1 [14]SDIO0_D2 [14]SDIO0_D3 [14]SDIO0_CMD [14]SDIO0_CLK [14]

BT_WAKE_L [14]BT_HOST_WAKE_L [7]

WIFI_REG_ON_H [7]WIFI_HOST_WAKE_L [7]

BT_REG_ON_H [7]

UART0_TXD [14]UART0_RXD [14]

UART0_RTS [14]

UART0_CTS [14]

RTC_CLKO_WIFI [17,22]

RTC_CLKO_WIFI[17,22]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.322 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.322 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.322 27

RK3399_ROCKPI4

C11

1pFC0402

C88pF/50V

C5

22pFC0402

C78pF/50V

C1 4.7uF/10VC0603

C90.2pFC0402

U1AP6255/AP6335/AP6330/XZ3660

WL_

BT

_AN

T2

N_I2C_SCL37

N_I2C_SDA35

TX239

TC

XO

_IN

30

N_REG_PU38

GND36

TX140

WL_HOST_WAKE13

GN

D3

GN

D1

GN

D33

GN

D31

BT

_VIO

/N_

HO

ST

_W

AK

E8

PC

M_O

UT

25

PC

M_C

LK26

PC

M_I

N27

PC

M_S

YN

C28

VDDIO22

LPO

24

SDIO_DATA_214

SDIO_DATA_018 SDIO_DATA_CLK17 SDIO_DATA_CMD16

SDIO_DATA_119

SDIO_DATA_315

VB

AT

9

WL_REG_ON12

BT_RST_N34

FM

_R

X4

N_W

AK

E5

XT

AL_

IN10

XT

AL_

OU

T11

GND20

UART_TXD42UART_RXD43

UART_RTS_N41

UART_CTS_N44

GP

S_R

F32

BT

_WA

KE

6B

T_H

OS

T_W

AK

E7

VIN_LDO_OUT21

VD

D_T

CX

O29

VIN

_LD

O23

N_VDDSWPIO45N_VDDSWP_OUT46N_VDDSWP_IN47

J1

CON6

123456

C134.7uF/10V

R1 0R

R2 33R R04025%1 2

ANT1ANT_JACKANT_JACKANT

1

GND12

GND23

C2

NC

C0402

C6

0.2pFC0402

L1SWPA3012S4R7MT/1AIND-252012

Y137.4MHz-20ppm

CRY-D3225

XIN1

GND2

XOUT3

GND4

R3 0R/NC

C10NCC0402

C124.7uF/10VC0603

C31nFC0402

C41nF

C0402

Page 23: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

TF CARD

VCC3V3_SYS

VCC3V3_SYS

SDMMC0_D2[9]SDMMC0_D3[9]

SDMMC0_CMD[9]

SDMMC0_CLK[9]

SDMMC0_D0[9]SDMMC0_D1[9]

SDMMC0_DET_L[7]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.323 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.323 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.323 27

RK3399_ROCKPI4

Q1MMBT3904M

SOT723

1

23

J1TF-CKT01-009DTF-9P

CD/DATA32

CMD3

VDD4

CLK5

VSS6

DATA07

DATA18

CD9

G110

DATA21

G211

G312

G413

R2 10K R0402 5%1 2

R1 22R R0402 5%1 2

C14.7uFC0603X5R16V

12

R310K

R0402

5%

12

Page 24: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

HDMI Output

HDMI_TX2N

HDMI_TX0N

HDMI_TXCN

HDMI_TX1P

HDMI_TX1N

HDMI_TXCN

HDMI_TXCP

HDMI_TX2P

HDMI_TX0P

HDMI_TX1P

HDMI_TX0N

HDMI_TX2N

HDMI_TXCP

HDMI_TX2P

HDMI_TX1N

HDMI_TX0P

HDMI_HPD

PORT_CEC

HDMI_TX0P

HDMI_TXCN

HDMI_TX2N

DDC_SDA

HDMI_TX1P

HDMI_TX0N HDMI_TXCP

HDMI_TX2P

HDMI_TX1N

DDC_SCL

DDC_SDADDC_SCLPORT_CEC HDMI_CEC

I2C_SDA_HDMII2C_SCL_HDMI

HDMI_HPD PORT_HPD

VCC5V0_HDMI

VCC5V0_HDMI VCC_3V0

VCC_3V0

GND

VCC5V0_SYS

HDMI_TX0N [13]HDMI_TX0P [13]

HDMI_TX1P [13]HDMI_TX1N [13]HDMI_TX2P [13]HDMI_TX2N [13]HDMI_TXCP [13]HDMI_TXCN [13]

PORT_HPD [13]I2C_SCL_HDMI [14]I2C_SDA_HDMI [14]

HDMI_CEC [14]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.324 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.324 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.324 27

RK3399_ROCKPI4

U3

PI4ULS5V104GAEX

A2B3

A3C3

A4D3

A1A3

GNDD2

B2B1

B3C1

VCCBA2

B1A1

VCCAB2

B4D1

OEC2

D1

B5819WS

SOD_323

1 2

U2TPD4E05U06SLP2510P8DNP

IN11

IN22

IN34

IN45

OUT46

OUT37

OUT29

OUT110

GN

D1

3

GN

D2

8

R1

1K

R0201

C11uFC0402X5R 10V

12

J1HDMI_AHDMIA19S

1 23 45 67 89 10

11 1213 1415 1617 1819

20 212223

C2100nFC0402

U1TPD4E05U06SLP2510P8DNP

IN11

IN22

IN34

IN45

OUT46

OUT37

OUT29

OUT110

GN

D1

3

GN

D2

8

Page 25: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

N o t e : 3 . 3 V供电电流 至 少1 .5 A

PCIe NGFF/M.2

PCIE_CLKREQ_LPCIE_PERST_L

VCC3V3_PCIE

VCC3V3_PCIE

VCC3V3_PCIE

VCC3V3_PCIEVCC5V0_SYS

PCIE_CLKREQ_L[14]

PCIE_RX0_N[15]PCIE_RX0_P[15]

PCIE_REF_CLK_N[15]PCIE_REF_CLK_P[15]

PCIE_TX0N[15]

PCIE_TX0P[15]

PCIE_RX1_N[15]PCIE_RX1_P[15]

PCIE_TX1N[15]

PCIE_TX1P[15]

PCIE_RX2_N[15]PCIE_RX2_P[15]

PCIE_TX2N[15]

PCIE_TX2P[15]

PCIE_RX3_N[15]PCIE_RX3_P[15]

PCIE_TX3N[15]

PCIE_TX3P[15]

PCIE_PWR[14]

PCIE_PERST_L[14]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.325 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.325 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.325 27

RK3399_ROCKPI4

R78K2%1R0402

C1210uFC0603X5R6.3V

12

C7 100nFC0201 X5R 10V

1 2

C1515pFC0402

C1722uF/16VC0805

C4 100nFC0201 X5R 10V

1 2

C1122uFC0603X5R6.3V

12

U2MP1495S

IN2

EN6

VCC7

AAM1

FB8

SW3

BST5

GND4

C8 100nFC0201 X5R 10V

1 2

C1810uF/16VC0603

C90.1uFC0402

R515K%1R0402

C1022uFC0603X5R6.3V

12

C3 100nFC0201 X5R 10V

1 2

L1SPM4020T-4R7M-LRIND-4020

C190.1uFC0402

C14100nFC0402X5R16V

12

R4100KR0402

C1622uF/16VC0805

C13100nFC0402X5R16V

12

PCIE M.2 NGFFM-KEY SOCKET

U1M.2 NGFF MKEY SOCKET

GND1

3.3V2

GND3

3.3V4

PERn35

NC6

PERp37

NC8

GND9

DAS/DSS#10

PETn311

3.3V12

PETp313

3.3V14

GND15

3.3V16

PERn217

3.3V18

PERp219

NC20

GND21

NC22

PETn223

NC32

NC34

NC36

DEVSLP38

NC40GND

39 PETp137

PERn0/SATA-B+41

PETn135 GND33

NC42

PERp0/SATA-B-43

NC44

GND45

NC46

PETn0/SATA-A-47

NC48

PETp0/SATA-A+49

PERST#50

GND51

CLKREQ#52

REFCLKN53

PEWake#54

REFCLKP55

NC56

GND57

NC58

NC67

SUSCLK68

PEDET69

3.3V70

GND71

3.3V72

3.3V74

GND75 GND73

GN

D76

GN

D77

NC24

NC26

NC28

NC30

PETp225

GND27

PERn129

PERp131

C2 100nFC0201 X5R 10V

1 2

C6 100nFC0201 X5R 10V

1 2

R2100KR0402

R110RR0402

R330K%1R0402

R610KR0402

C1 100nFC0201 X5R 10V

1 2

C5 100nFC0201 X5R 10V

1 2

Page 26: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

close to ES8316

HPOR

HPOL

MIC_IN2P HP_HOOK

DMIC_CLK

MIC_IN2P

HP_IN1N

HP_IN1P

HPOLHPOR

I2S0_SDI0

I2C_SCL_AUDIO

I2C_SDA_AUDIO

I2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDO0I2S0_SCLK

I2S_CLK

DMIC_SDA

DMIC_CLKDMIC_SDA

VCCA3V0_CODECVCCA1V8_CODEC

MICBIAS1

VCCA1V8_CODEC

VCCA1V8_CODEC

VCC_MICBIAS

VCCA3V0_CODEC

VCCA1V8_CODEC

VCCA1V8_CODEC

VCCA3V0_CODEC

VCCA3V0_CODEC

I2S_CLK [14]

I2S0_SDO0 [14]

I2S0_LRCK_TX [14]

I2C_SCL_AUDIO [14,27]I2C_SDA_AUDIO [14,27]

I2S0_SCLK [14]I2S0_LRCK_RX [14]

I2S0_SDI0 [14]

HP_HOOK [11]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.326 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.326 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.326 27

RK3399_ROCKPI4

U1

ES8316QFN32P4X4

CCLK1

MCLK2

DVDD3

PVDD4

DGND5

SCLK6

DSDIN7

DLRCK8

AS

DO

UT

9

GP

IO1

10

GP

IO2

11

GP

IO3

12

CP

VS

SP

13

CP

VD

D14

CP

TO

P15

CP

BO

T16

CPGND17CPGNDREF18ROUT19LOUT20DACVREF21AVDD22AGND23ADCVREF24

VM

ID25

MIC

BIA

S26

RIN

227

LIN

228

RIN

129

LIN

130

CE

31C

DA

TA

32E

-PA

D33

C1610nF/25V

C0402

R610K

R0402

ED

2

ES

D54

51N

E04

02N

C13100nFC0402X5R16V

12

C2 100nFC0402 X5R 16V

1 2

R510KR0402

J2

PHONEJACK

4

5

3

6

2

C810uFC0603X5R10V

12

C14100nFC0402X5R16V

12

C9100nFC0402X5R16V

12

R1 10K R0402 5%1 2

R2 10K R0402 5%1 2

C154.7uFC0402X5R10V

12

C1 100nFC0402 X5R 16V

1 2

C10100nFC0402

X5R16V

12

C610uFC0603X5R 10V

1 2

R42K2R0402

C510uFC0603X5R 10V1 2

C110.1uF/10VC0402

J1

CON5

VDD1

SEL2

CLK3

SDA4

GND5

C1210uFC0603X5R10V

12

R3 10K R0402 5%1 2

C710uFC0603X5R10V

1 2

C4 4.7uFC0402 X5R 10V

1 2

ED

1

ES

D54

51N

E04

02N

C3 10uFC0603 X5R 10V

1 2

ED

3E

SD

5451

NE

0402

N

Page 27: 5. B52&.3, B9 · 3duw & 308,2 3duw ( 308,2 3duw , $3,2 3duw / $3,2 3duw * $3,2 3duw . $3,2 3duw - $3,2 3duw ) 6'00& spxlr bjslr de spx bjslr defg jpdfbjslr def

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

VCC3V3_SYS

VCC3V3_SYS

VCC5V0_SYS

VCC_CAM

VCC_MIPI

VCC3V3_SYSVCC3V3_SYS VCC5V0_SYS

VCC_CAM

VCC_MIPI

I2C7_SDA[12]I2C7_SCL[12]

GPIO4_C2[14]GPIO4_C6[14]

GPIO2_B3[12]

GPIO4_C5[14]

GPIO1_B0[14,21]GPIO1_A7[14,21]GPIO1_B1[14,21]

GPIO2_A0[12]GPIO2_B2[12]GPIO2_B1[12]GPIO2_B4[12]GPIO4_A5[14]GPIO4_D6[14]

GPIO4_C4 [14]GPIO4_C3 [14]GPIO4_A3 [14]

GPIO4_D2 [14]GPIO4_D4 [14]

GPIO4_D5 [14]GPIO1_B2 [14,21]ADC_IN0 [11]GPIO2_A1 [12]

GPIO3_C0 [14]

GPIO4_A4 [14]GPIO4_A6 [14]GPIO4_A7 [14]

MIPI_RX0_D0P[12]MIPI_RX0_D0N[12]

MIPI_RX0_D1P[12]MIPI_RX0_D1N[12]

MIPI_RX0_CLKP[12]MIPI_RX0_CLKN[12]

CAM_MCLK[12]CAM_GPIO1[14]

I2C4_SDA[14]I2C4_SCL[14]

MIPI_TX/RX_D1N[12]

MIPI_TX/RX_CLKN[12]

MIPI_TX/RX_D0N[12]MIPI_TX/RX_D0P[12]

MIPI_TX/RX_CLKP[12]

MIPI_TX/RX_D1P[12]

I2C_SDA_AUDIO[14,26]I2C_SCL_AUDIO[14,26]

Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.327 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.327 27

RK3399_ROCKPI4Project:

File:

Date:

Designed by:

Rev:

Sheet: ofTuesday, March 19, 2019

<Page name>

V1.327 27

RK3399_ROCKPI4

C110uFC0603X5R10V

12

CON1

2X20-F-2MM

3.3V1

5V2

I2C7_SDA3

5V4

I2C7_SCL5

GND6

GPIO2_B37

GPIO4_C38

GND9

GPIO4_C410

GPIO4_C211

GPIO4_A312

GPIO4_C613

GND14

GPIO4_D015

GPIO4_D216

3.3V17

GPIO4_D418

GPIO1_B019

GND20

GPIO1_A721

GPIO4_D522

GPIO1_B123

GPIO1_B224

GND25

ADC_IN026

GPIO2_A027

GPIO2_A128

GPIO2_B229

GND30

GPIO2_B131

GPIO3_C032

GPIO2_B433

GND34

GPIO4_A535

GPIO4_A436

GPIO4_D637

GPIO4_A638

GND39

GPIO4_A740

SHIELD8CON5SHIELD-3P

1 2 3

C510uFC0603X5R10V

12

J1

CON15

11 22 33 44 55 66 77 88 99 10

10 1111 1212 1313 1414 1515

SHIELD2CON5SHIELD-3P

1 2 3

SHIELD7CON5SHIELD-3P

1 2 3

C310uFC0603X5R10V

12

C410uFC0603X5R10V

12

SHIELD4CON5SHIELD-3P

1 2 3

SHIELD1CON5SHIELD-3P

1 2 3

SHIELD5CON5SHIELD-3P

1 2 3

C210uFC0603X5R10V

12

SHIELD6CON5SHIELD-3P

1 2 3

J2

CON15

11 22 33 44 55 66 77 88 99 10

10 1111 1212 1313 1414 1515

SHIELD3CON5SHIELD-3P

1 2 3


Next Gen Fixture Manual - Infinity Retail Services...5(9 2) :hvwhuq %oyg 7xuwoh /dnh :, ,qilqlw\5hwdlo6huylfhv frp 3duw 1r 3duw 1dph 6khhw 'udzq %\ 'dwh 0lnh %d\ 'hylfh 5dfn $ ï l

Tese 3,2 MB

INSTYTUT ŁĄCZNOŚCI · 2019. 8. 14. · 80010864 /Kathrein 1 2,5-3,2 1800 9661 80010864 /Kathrein 1 2-3,2 2600 80010864 /Kathrein 1 2,5-3,2 * Instytut Łączności nie odpowiada

+RPH 3DUW +XVEDQG ±:LIH 5HODWLRQVKLS (SKHVLDQV€¦ · 7kh 6wuxfwxuh ri d +hdowk\ +rph 3duw +xvedqg ±:lih 5hodwlrqvkls (skhvldqv , &kulvwldq 5hodwlrqvklsv lq *hqhudo y , &kulvwldq

Control Electrónico 3,2

7+( )(57,/,6(5 &21752/ 25'(5 - The Fertiliser Association of India · 2018-02-28 · &217(176 7+( )(57,/,6(5 &21752/ 25'(5 6fkhgxoh ± , 3duw $±6shflilfdwlrqv ri )huwlolvhuv 3duw

1250(6 '¶25*$1,7=$&,Ï , )81&,21$0(17 '(/ &(175( D 3DUW ... · 1250(6 '¶25*$1,7=$&,Ï , )81&,21$0(17 '(/ &(175( Ë1'(; d 3duw 5hjodphqw gh ixqflrqdphqw 5hjodphqw 5qjlp ,qwhulru

Presentation - ITU · 3duw phufxu\ lq sro\phuv phwdov dqg hohfwurqlfv e\ &9 $$6 &9 $)6 ,&3 ±2(6 dqg ,&3 06 ,6 3duw lhf 'hwhuplqdwlrq ri fhuwdlq vxevwdqfhv lq hohfwurwhfkqlfdosurgxfwv

#7122 - Divesoft · 81) 7kh glphqvlrq lv wkh vdph iru ',/ 2;< 6l]h $ 'dwh 8qlwv pp 6fdoh 6khhw ri 3duw 1r 3duw 0dqxdo dgglwlrq ydoyhv ',/ 2;< iru /lehuw\

martedì 7 marzo 2017 Sala Consiglio – Palazzo Turati, Milano€¦ · Spain 19,7 18,0 16,5 USA 4,9 4,7 4,7 Japan 3,2 3,2 3,2 China ‐‐‐ Rilevazione dei prezzi degli Immobili

Agente Oficial de Renault - C4-C1 MB Sandero B90 · 2010. 10. 1. · Número de giro del volante (manual / asistida) 4,6 / 3,2 4,6 / 3,2 4,6 / 3,2 4,6 / 3,2 Trenes Delanteros Pseudo

AcSIR Handbook, October 07 2020W P n ò 3URJUDP &RKRUW 5HJXODU 6HPHVWHU 5V 6SRQVRUHG 6HPHVWHU 5V 'RXEOH RI 5HJXODU )XOO 7LPH 3DUW 7LPH )XOO 7LPH 3DUW 7LPH 3K' 6FLHQFH 3K' …

Motor 3,2 v6 Captiva

6XVWDLQDEOH 7UDQVSRUW %ULGJH 3DUW $SSOLFDWLRQ …

5HGGLWFK $VWZRRG /DQH 5HGGLWFK · 'hox[h +rw &rog %xiihw plqxwhv 6riw 3od\ 7khphg 3duw\ 5rrp plqv 'lvfr *dphv)dqf\ 'uhvv 'hox[h 3duw\ %djv zzz lpdjlqdwlrqvwuhhw fr xn $vwzrrg %xvlqhvv

SA Formatted...6hw ,g b b129 b%$7&+ 3djh ri 6hfwlrq 3duw$ 0dwkhpdwlfv

3DUW - Texas Beyond History

GAUMONT WILSON TOULOUSE - … · Affiche au format : 3,2 L x 4,3 H cm Affiche au format : 3,2 L x 4,3 H cm Affiche au format : 3,2 L x 4,3 H cm Affiche au format : 3,2 L x 4,3 H cm

RI ,QGLD 0DU[LVW WK /RN 6DEKD · &rppxqlvw 3duw\ ri ,qgld 0du[lvw (ohfwlrq 0dqlihvwr wk /rn 6dekd 3duw , 7kh ilyh \hduv uxoh ri wkh %-3 jryhuqphqw khdghg e\ 3ulph 0lqlvwhu 1duhqgud

1,5 – 3,2 Toneladas

9LVXDO %DVLF 3URJUDPPLQJ %HJLQQHU¶V 3DUW

Mobile Phone Users 308,2 - govcsirt.bssn.go.id · Triage Vulnerability Report Information Request IDS Log dll. Incident Handling pentingnya konstituen pengalaman pelapor insiden dampak

download (3,2 MB circa)

3DUW 1XPEHU77 4 (7$ :. &8(7$ WR EH FRQILUPHG $ 2FW€¦ · 10/8/2020  · 3duw 1xpehu77 4 (7$ :. (7$ wr eh frqiluphg &rqiluphg e\ vxssolhu &rqiluphg e\ vxssolhu 2fw

Potences - abus-levage.fr · 6 250 kg 250 kg 250 kg 3,2 t 3,2 t 2 t 3,2 t 3,2 t 2 t Potences ABUS trouver la potence qui vous convient Situation de mon- tage Modèle Capa-cités Portées

20132014 3,013,15 201220132014 2,8 3,2

6KRUW )RUP reports/201… · 3duw ,, froxpq % ehorz duh ru pruh iloh )rup lqvwhdg ri )rup (= &KHFN LI WKH RUJDQL]DWLRQ XVHG 6FKHGXOH 2 WR UHVSRQG WR DQ\ TXHVWLRQ LQ WKLV 3DUW ,

APRIL 2 3,2 017

Dossier complet (PDF 3,2 Mo)

DRINKS COFFEE FOOD BAKERY · 2019-03-14 · · Cheesecake de Fresa 3,2 · Cheesecake de Dulce de Leche 3,2 · Tiramisú 3,2 ESPECIALES ALFAJORES ud. 1 · Dulce de leche · Chocolate

Télécharger le diaporama, 3,2 Mo

)RUP $'9 3DUW $ )LUP %URFKXUH - Raymond James Financial...-DFNVRQ 5RVNHOOH\ :HDOWK $GYLVRUV ,QF )RUP $'9 3DUW $ )LUP %URFKXUH ,WHP ± 0DWHULDO &KDQJHV 6LQFH WKH ODVW DQQXDO DPHQGPHQW

(3,2) covekovi prava

La Vie en rose-Steidinger - goldene- · PDF file41111/3,2 b 41118/3,5 41118/3,5 b 41121/3,5 b 41116/3,2 41116/3,2 b 41117/3,5 41117/3,5 b 41114/3,2 41114/3,2 b 41112/3,2 41112/3,2

Procedimiento (pdf, 3,2 Mb)