EM Lab H Bch khoa H Ni/2012

1

HNG DN C BN ORCAD PCB EDITOR 16.5 PART1. TO PADSTACK V FOOTPRINT

I. TO PADSTACK

1. Padstack cho linh kin chn cm - Padstack chn cm c th c nhiu hnh dng: trn, vung, ch nht, tam gic,

vi kch thc ty chn - Vi padstack dng trn, kch thc gm 2 thng s l ng knh ngoi X v

ng knh trong Y (kch thc l khoan)

- To padstack chn cm dng trn bng cng c Padstack Designer, vo Start All Programs Cadence Release 16.5 PCB Editor UtilitiesPad Designer V d: To chn cm dng trn ng knh tng 62 mil, ng knh l khoan 42 mils

EM Lab H Bch khoa H Ni/2012

2

- Khi ng Pad Designer - Ti khung Paramaters

chon cc thng s nh hnh v bao gm: n v (mil), kiu l khoan (trn, c m, ng knh 42 mil), k hiu l khoan (hnh thoi, kch thc 20x20)

- Ti khung Layers, click chut chn lp BEGIN LAYER, t cc thuc tnh v kch thc nh hnh v

- Lm ln lt v tng t vi cc lp cn li nh hnh v

EM Lab H Bch khoa H Ni/2012

3

- Lu padstack va to: Chn File Save as, ti khung m ra thit lp ng dn n th mc lu padstack (mc nh l C:/SPB_Data)

- t tn cho padstack va to, v d: pad1, phn m rng .pad (nh hnh v)

2. Padstack cho linh kin chn dn - Kch thc ca padstack chn dn c c trng bi chiu rng X v chiu cao

Y

V d: To padstack hnh ch nht vi kch thc 45x71 mil

- Khi ng Padstack Designer, FileNew, t tn v chn th mc lu padstack, gi s t tn l pad2

- Thit lp cc thng s tab Parameters v Layers nh hnh v, chn FileSave

EM Lab H Bch khoa H Ni/2012

4

Lu : SOLDERMASK_TOP l lp hn, phi c kch thc ln hn footprint

II. TO FOOTPRINT

1. Footprint cho linh kin chn cm

V d: To footprint in tr c cc kch thc nh hnh v (n v: mil)

- ng knh dy dn: 25 mil - Chiu di phn thn: 250 mil - Chiu rng phn thn: 100 mil - Khong cch t mi u in tr

n tm chn cm l 75 mil - Tng chiu di in tr l 400 mil - Khi ng Orcad PCB Editor: vo

Start All Programs Cadence Release 16.5 Orcad PCB Editor

- Vo File New to footprint mi, t tn linh kin trong mc Drawing name (mc nh c ui .dra), v d footprint1 v chn kiu Package Symbol trong mc Drawing type, nhn Browse n th mc lu footprint, mc nh l C:\Cadence\SPB_16.5\share\pcb\pcb_lib\symbols. Nhn OpenOK

EM Lab H Bch khoa H Ni/2012

5

- Thit t vng thit k, vo SetupDesign Parameter, chn tab Design v thit lp cc thng s nh hnh v, nhn Apply

QUANGHUNGCalloutthng s'

QUANGHUNGCalloutbn knh

QUANGHUNGCallouthu*o*ng'

QUANGHUNGCallouttiep tuyen, tiep xuc

EM Lab H Bch khoa H Ni/2012

6

- Chn tab Display, chn Grids on, nhn Setup Grids, ca s mi hin ra, nhp vo cc thng s nh hnh v, nhn Apply OK

- Tip theo, ta t padstack vo thit k, c th chn cc padstack c sn trong th

vin hoc dng pad1.pad to trn bng cch copy file pad1.pad vo th mc C:\Cadence\SPB_16.5\share\pcb\pcb_lib\symbols

- Vo LayoutPins, trong ca s Options, mc Padstack, nhn Browse m th vin padstack, ko xung chn pad1, nhn OK, click chut 2 ln ly ra 2 padstack, Click chut phi Done

- Tng chiu di in tr l 400 mil, do c th t padstack th nht vo v tr (0,0), padstack kia vo v tr (400,0), c th nhn thy thng s v v tr cc khung pha di. Vo EditMove, chn padstack v dch chuyn n v tr thch hp. Vo ViewZoom in/ Zoom out phng to/thu nh mn hnh thit k

EM Lab H Bch khoa H Ni/2012

7

- V ng bao thn linh kin trong lp Silk-Screen, vo AddLine, trong hp thoi Options, chn cc lp v thit lp nh hnh v

- Click vo im (75, -50), ko chut tri ln (75,50), sang phi (325, 50), ko xung (325, -50) ri tr v v tr ban u. Click chut phi Done, ta v xong ng bao thn linh kin

- C th vo Display Color, chn mu v nhp vo lp cn i mu, OK

- Tip theo to ng bao linh kin trong lp Assembly bng cch copy ng bao trn, vo Edit/Copy, chn ng bo v ko ra v tr khc, click chut phi Done

- Thit lp li cc thng s cho ng bao va to: Vo EditChange, trong hp thoi Options thit lp cc thng s v chn cc lp nh hnh v, nhp chut vo ng bao va to thay i theo cc thit lp

- Click chut phi Done - Vo Edit/Move, chn ng bao

trn ko v trng vi ng bao lp silk-screen, click chut phi Done

EM Lab H Bch khoa H Ni/2012

8

- Tip theo v ng bao ton b linh kin - Vi ng bao hnh ch nht, vo

Add Rectangle, chn lp v font trong hp thoi Options nh hnh v

- V ng bao xung quanh ton b footprint sao cho n gn padstack v thn linh kin nht c th

- Thm text vo footprint (tn linh kin, gi tr). Vo AddText, chn cc lp v thng s nh hnh v

- Click chut pha trn footprint, g tn linh kin: R*, click chut phi Done

- C th vo SetupDesign Parameters, chn tab Text thit lp li cc thng s nh mun

- Tip theo chn text R* vo lp assembly, lm tng t nh trn, chn

Assembly_Top, text block = 2 - Chn gi tr linh kin, chn Component Value mc class v Assembly_Top

mc subclass, g VAL - Chn part number, chn lp User Part Number v Assembly_Top, g *** - to xong footprint, chn FileSave - Hnh nh footprint va to:

EM Lab H Bch khoa H Ni/2012

9

2. Footprint cho linh kin chn dn - Lm tng t nh trn vi padstack l file pad2.pad va to mc I.2 - Trong hnh v l t in vi 2 padstack l chn dn, ng bao phn thn lp

assembly v silk-screen, ng bao ton b linh kin lp place-bound-top, cc tn t v gi tr, partnumber cc lp silk-screen v assembly

3. Thit k footprint bng Symbol Wizard - Vi cc footprint phc tp v ln th y l phng php thun li thit k, n

cung cp t ng cc bc thc hin to footprint t n gin n phc tp - V d: Thit k footprint cho PGA (pin grid array)

EM Lab H Bch khoa H Ni/2012

10

- Hnh v bn l Datasheet ca PGA

- Gm 48 chn, 8 hng, 8 ct - Mi chn c ng knh 22

mil v cch nhau 100 mil, ng knh mi chn l 22 mil

- Padstack c kch thc 54 mil, l khoan 34 mil

- C th s dng padstack mu trong th vin PCB, y ta dng pad50cir32d

- Khi ng Orcad PCB Editor, vo File New, hp thoi New Drawing m ra, t tn cho footprint (v d pga48pin), chn Package symbol (wizard) trong danh sch, nhn Browse chn th mc lu, click OK

- Trong hp thoi Package Symbol Wizard, chn PGA/BGA, click Next

EM Lab H Bch khoa H Ni/2012

11

- Trong hp thoi Template, click nt Load Template, click Next

- B qua hp thoi tip theo, Next

- Trong hp thoi Pin Layout, thit lp cc thng s nh hnh v, tng s chn thng bo l 48, 8 hng, 8 ct, v khuyt mt s chn gia, click Next

- B qua hp thoi tip theo, click Next

- Trong hp thoi Array Paramaters, thit lp cc thng s cho dy dn v kch thc footprint nh hnh v, click Next

EM Lab H Bch khoa H Ni/2012

12

- Trong hp thoi Padstack, click Browse, chn pad50cir32d cho cc chn mc nh v pad50sq32d cho chn u tin, click Next

- Ti hp thoi tip theo, click Next Click Finish Footprint mi c to ra

- Footprint va to bao gm text trong lp Package Geometry/Assembly_Top v

Silkscreen_Top, c 4 ng bao trong cc lp con Assembly_Top, Silkscreen_Top, Place_Bound_Top v Dfa_Bound_Top thuc lp Package Geometry

- Cc ng bao vi rng = 0, cn thay i cc ng bao chc chn hn, u tin thay i khong cch li = 10 mil (Setup Grids)

- Trc tin m rng 2 ng bao 2 lp Dfa_Bound_Top v Place_Bound_Top, chn tng lp bng hp thoi Options, vo Shape Select shape or void, chn tng cnh ca ng bao v m rng 40 mil t v tr hin ti

- To gc vt 45 chn 1, vo Add Line, trong hp thoi Options, chn Package Geometry/Assembly_Top, chn Line v 45 trong hp thoi Line Loc, vo Edit Vertex, click chn nh u tin ca gc ct, ko chut v ng vt n nh cn li, click chut phi Done

EM Lab H Bch khoa H Ni/2012

13

- Hnh nh cho footprint va to

- Vo Edit Delete, chn cc ng d tha xa

- Lm tng t vi lp Silkscreen_Top nhng i rng l 5 mil v c th chuyn sang mu trng