1 copyright © 2013 elsevier inc. all rights reserved. chapter 3 sequential logic design
TRANSCRIPT
![Page 1: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/1.jpg)
1Copyright © 2013 Elsevier Inc. All rights reserved.
Chapter 3
Sequential Logic Design
![Page 2: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/2.jpg)
2Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.1 Cross-coupled inverter pair
![Page 3: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/3.jpg)
3Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.2 Bistable operation of cross-coupled inverters
![Page 4: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/4.jpg)
4Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.3 SR latch schematic
![Page 5: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/5.jpg)
5Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.4 Bistable states of SR latch
![Page 6: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/6.jpg)
6Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.5 SR latch truth table
![Page 7: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/7.jpg)
7Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.6 SR latch symbol
![Page 8: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/8.jpg)
8Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.7 D latch: (a) schematic, (b) truth table, (c) symbol
![Page 9: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/9.jpg)
9Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.8 D flip-flop: (a) schematic, (b) symbol, (c) condensed symbol
![Page 10: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/10.jpg)
10Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.9 A 4-bit register: (a) schematic and (b) symbol
![Page 11: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/11.jpg)
11Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.10 Enabled flip-flop: (a, b) schematics, (c) symbol
![Page 12: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/12.jpg)
12Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.11 Synchronously resettable flip-flop: (a) schematic, (b, c) symbols
![Page 13: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/13.jpg)
13Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.12 D latch schematic
![Page 14: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/14.jpg)
14Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.13 D flip-flop schematic
![Page 15: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/15.jpg)
15Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.14 Example waveforms
![Page 16: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/16.jpg)
16Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.15 Solution waveforms
![Page 17: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/17.jpg)
17Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.16 Three-inverter loop
![Page 18: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/18.jpg)
18Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.17 Ring oscillator waveforms
![Page 19: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/19.jpg)
19Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.18 An improved (?) D latch
![Page 20: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/20.jpg)
20Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.19 Latch waveforms illustrating race condition
![Page 21: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/21.jpg)
21Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.20 Flip-flop current state and next state
![Page 22: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/22.jpg)
22Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.21 Example circuits
![Page 23: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/23.jpg)
23Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.22 Finite state machines: (a) Moore machine, (b) Mealy machine
![Page 24: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/24.jpg)
24Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.23 Campus map
![Page 25: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/25.jpg)
25Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.24 Black box view of finite state machine
![Page 26: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/26.jpg)
26Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.25 State transition diagram
![Page 27: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/27.jpg)
27Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.26 State machine circuit for traffic light controller
![Page 28: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/28.jpg)
28Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.27 Timing diagram for traffic light controller
![Page 29: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/29.jpg)
29Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.28 Divide-by-3 counter (a) waveform and (b) state transition diagram
![Page 30: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/30.jpg)
30Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.29 Divide-by-3 circuits for (a) binary and (b) one-hot encodings
![Page 31: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/31.jpg)
31Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.30 FSM state transition diagrams: (a) Moore machine, (b) Mealy machine
![Page 32: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/32.jpg)
32Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.31 FSM schematics for (a) Moore and (b) Mealy machines
![Page 33: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/33.jpg)
33Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.32 Timing diagrams for Moore and Mealy machines
![Page 34: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/34.jpg)
34Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.33 (a) single and (b) factored designs for modified traffic light controller FSM
![Page 35: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/35.jpg)
35Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.34 State transition diagrams: (a) unfactored, (b) factored
![Page 36: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/36.jpg)
36Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.35 Circuit of found FSM for Example 3.9
![Page 37: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/37.jpg)
37Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.36 State transition diagram of found FSM from Example 3.9
![Page 38: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/38.jpg)
38Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.37 Timing specification for synchronous sequential circuit
![Page 39: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/39.jpg)
39Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.38 Path between registers and timing diagram
![Page 40: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/40.jpg)
40Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.39 Maximum delay for setup time constraint
![Page 41: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/41.jpg)
41Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.40 Minimum delay for hold time constraint
![Page 42: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/42.jpg)
42Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.41 Back-to-back flip-flops
![Page 43: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/43.jpg)
43Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.42 Sample circuit for timing analysis
![Page 44: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/44.jpg)
44Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.43 Timing diagram: (a) general case, (b) critical path, (c) short path
![Page 45: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/45.jpg)
45Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.44 Corrected circuit to fix hold time problem
![Page 46: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/46.jpg)
46Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.45 Timing diagram with buffers to fix hold time problem
![Page 47: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/47.jpg)
47Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.46 Clock skew caused by wire delay
![Page 48: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/48.jpg)
48Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.47 Timing diagram with clock skew
![Page 49: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/49.jpg)
49Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.48 Setup time constraint with clock skew
![Page 50: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/50.jpg)
50Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.49 Hold time constraint with clock skew
![Page 51: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/51.jpg)
51Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.50 Input changing before, after, or during aperture
![Page 52: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/52.jpg)
52Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.51 Stable and metastable states
![Page 53: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/53.jpg)
53Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.52 Synchronizer symbol
![Page 54: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/54.jpg)
54Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.53 Simple synchronizer
![Page 55: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/55.jpg)
55Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.54 Input timing
![Page 56: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/56.jpg)
56Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.55 Circuit model of bistable device
![Page 57: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/57.jpg)
57Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.56 Resolution trajectories
![Page 58: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/58.jpg)
58Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.57 Spatial and temporal parallelism in the cookie kitchen
![Page 59: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/59.jpg)
59Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.58 Circuit with no pipelining
![Page 60: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/60.jpg)
60Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.59 Circuit with two-stage pipeline
![Page 61: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/61.jpg)
61Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.60 Circuit with three-stage pipeline
![Page 62: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/62.jpg)
62Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.61 Input waveforms of SR latch for Exercise 3.1
![Page 63: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/63.jpg)
63Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.62 Input waveforms of SR latch for Exercise 3.2
![Page 64: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/64.jpg)
64Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.63 Input waveforms of D latch or flip-flop for Exercises 3.3 and 3.5
![Page 65: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/65.jpg)
65Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.64 Input waveforms of D latch or flip-flop for Exercises 3.4 and 3.6
![Page 66: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/66.jpg)
66Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.65 Mystery circuit
![Page 67: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/67.jpg)
67Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.66 Mystery circuit
![Page 68: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/68.jpg)
68Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.67 Muller C-element
![Page 69: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/69.jpg)
69Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.68 Circuits
![Page 70: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/70.jpg)
70Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.69 State transition diagram
![Page 71: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/71.jpg)
71Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.70 State transition diagram
![Page 72: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/72.jpg)
72Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.71 FSM input waveforms
![Page 73: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/73.jpg)
73Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.72 FSM schematic
![Page 74: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/74.jpg)
74Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.73 FSM schematic
![Page 75: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/75.jpg)
75Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.74 Registered four-input XOR circuit
![Page 76: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/76.jpg)
76Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.75 2-bit adder schematic
![Page 77: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/77.jpg)
77Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.76 New and improved synchronizer
![Page 78: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/78.jpg)
78Copyright © 2013 Elsevier Inc. All rights reserved.
Figure 3.77 Signal waveforms
![Page 79: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/79.jpg)
79Copyright © 2013 Elsevier Inc. All rights reserved.
Figure M 01
![Page 80: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/80.jpg)
80Copyright © 2013 Elsevier Inc. All rights reserved.
Figure M 02
![Page 81: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/81.jpg)
81Copyright © 2013 Elsevier Inc. All rights reserved.
Figure M 03
![Page 82: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/82.jpg)
82Copyright © 2013 Elsevier Inc. All rights reserved.
Figure M 04
![Page 83: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/83.jpg)
83Copyright © 2013 Elsevier Inc. All rights reserved.
Figure M 05
![Page 84: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 Sequential Logic Design](https://reader033.vdocuments.mx/reader033/viewer/2022061306/5514793d550346b0158b543b/html5/thumbnails/84.jpg)
84Copyright © 2013 Elsevier Inc. All rights reserved.
UNN Figure 1