we were pioneers: early applications of dwn simulations_2
DESCRIPTION
The early applications (1970s) of a revolutionary electrical circuit simulation method (DWN) are presented including device modelling and signal integrity driven design of high speed digital modules. These modules were utilized to develop the prototypes of digital switching systems deployed in Italian Telecom network in the 1970s.TRANSCRIPT
![Page 1: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/1.jpg)
By Piero Belforte, July 2010
![Page 2: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/2.jpg)
PrefaceIn the early 70s CSELT Labs (Turin,Italy) developed the
first digital switches deployed in the Italian network.
The Switching Techniques lab, headed by Piero Belforte, had the mission of developing a modular technologyfor fast prototyping of high-speed digital systems
A CAD methodology for prediction of high-speedinterconnects behavior was strongly needed…
![Page 3: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/3.jpg)
The environment (1) IBM’s ASTAP circuit simulation program was only
available on mainframe computers.
ASTAP was very slow and inaccurate dealing withtrasmission line and propagation effects.
Accurate models of ICs I/O ports were not available.
![Page 4: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/4.jpg)
The environment (2) The expression “Signal Integrity” didn’t exist.
The IBIS models of Ics were not yet invented.
The S-parameter concept was only used in the Microwave field in the frequency domain.
The Eye-Diagram representation of digital signals wasonly used in the Transmission System domain.
![Page 5: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/5.jpg)
The environment (3) HP launches the first desktop calculators (9800
series).
Tek 7S12 TDR unit has already a 25 ps risetimecapability.
HP introduces the HPIB instrumentation control bus.
DSP techniques were already known but never
applied to circuit simulation.
![Page 6: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/6.jpg)
Hp 9800 Series technologyhttp://www.hpmuseum.org/tech98xx.htm
8MHz 16-bit processor.
Microcode stored in bipolar ROM (7 ICs were used to supply 256 28 bit words.)
Firmware stored in 4K bit ROM chips organized as 512 8 bit words.
Intel 1103 1K bit PMOS dynamic RAM ICs.
16-character LED display
Philips cassette magnetic-tape cartridge drive
HPL algebraic programming language
HPIB bus card for instrument control
![Page 7: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/7.jpg)
The TEK 7S12 TDR/Sampler Unit(25ps rise time)
![Page 8: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/8.jpg)
THE WINNING IDEAS1) Apply DSP (Digital Signal Processing) techniques
to circuit simulation.
2) Use Wave variables instead of classical voltage and currents tomodel propagation effects.
3) Use TDR as Time-domain S-parameter extractor from actualdevices .
4) Integrate Modelling & Simulation Environments using a Desktop calculator for both controlling instruments and runnigsimulations.
5) Extensive use of PRBS sequences as stimulus and EYE-DIAGRAMS to evaluate signal prameters ( eye opening, jitter, Noise margins).
![Page 9: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/9.jpg)
Piero (left) and his colleague Giancarlo (right) with the HP9821 desktop calculator used for the first versions of the simulator (circa 1974)
![Page 10: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/10.jpg)
Published paper showing the Digital Wave DSP algorithms usedfor modelling and simulation of high-speed interconnects
![Page 11: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/11.jpg)
Cellular topology (N transmission-line cells) interconnection structure modelled by the DWN program
![Page 12: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/12.jpg)
Digital Network model of the cellularinterconnection structure
![Page 13: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/13.jpg)
DWN Simulation Program features
The whole DWN algorithm for the modular structurerequired about 250 lines of HPL code and was written byUgo Colonnelli.
The output waveforms were plotted on a HP 9862A plotter driven by the calculator.
The accuracy and speed performance was much better thanIBM’s ASTAP circuit analysis program running on a mainframe computer .
![Page 14: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/14.jpg)
Layout of a microstrip test circuit used for
validation of simulator’s results (TDR response)
![Page 15: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/15.jpg)
Plot of simulated (s) and measured (m) one-port TDR
responses of the test circuit (1975)
![Page 16: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/16.jpg)
Simulation (s) vs measure (m) of a 220 Mbit/s MECL III pcb interconnect (1975) using a PRBS stimulus
![Page 17: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/17.jpg)
ECL multi-drop backplane bus
![Page 18: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/18.jpg)
Simulated and measured Eye-diagrams of the multi-
drop bus carrying a 100Mbit/s PRBS stream (1975)
![Page 19: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/19.jpg)
Early HPIB automatic bench for modelling active and passive device based on Tek 7S12 TDR (1974)
![Page 20: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/20.jpg)
Automatic I/O model extraction from biasedTDR measures (S-parameters) of IC ports
![Page 21: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/21.jpg)
THICK-FILM HIGH-SPEED HYBRID CIRCUIT
![Page 22: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/22.jpg)
Thin-film hybrid clock driver designedfor 500Mhz clock distribution
![Page 23: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/23.jpg)
MEASUREMENT SETUPS FOR TDR I/OCHARACTERIZATIONS OF HYBRID CLOCK DRIVERS
![Page 24: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/24.jpg)
BIASED TDR INPUT RESPONSES
![Page 25: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/25.jpg)
BIASED TDR OUTPUT RESPONSES
![Page 26: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/26.jpg)
TEST BOARD FOR TDR CHARACTERIZATION
![Page 27: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/27.jpg)
DWN simulations of 250Mhz clock waveforms ofthe hybrid clock driver at various fan outs
![Page 28: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/28.jpg)
250 Mbit/s module designed using the DWN methodology (1974)
![Page 29: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/29.jpg)
Backplane twisted pair interconnectsamong high-speed modules
![Page 30: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/30.jpg)
COLLECTION of hybrid circuits designed and characterized using DWN (1973-1975)
![Page 31: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/31.jpg)
Interconnect optimization for a high-speed (.5 Gbps) MCM using simulated eye diagrams (1975)
![Page 32: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/32.jpg)
.5 Gbps MCM module fully designed by means of DWN modelling and simulations (1975)
![Page 33: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/33.jpg)
Low-cost high-speed module for fast prototyping of digitalsystems fully optimized by DWN (1978)
![Page 34: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/34.jpg)
EYE-DIAGRAM PARAMETERS FOR INTERCONNECT PARAMETERS EVALUATION
![Page 35: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/35.jpg)
TDR Characterization of the connector
![Page 36: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/36.jpg)
TLM model of the connector (DWN simulation)
![Page 37: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/37.jpg)
SETTING OF INTER-MODULE BACKPLANE INTERCONNECT RULES BY SIMULATION
![Page 38: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/38.jpg)
INTER-MODULE CLOCK INTERCONNECT PARAMETERS VS FREQUENCY (From DWN SIMs)
![Page 39: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/39.jpg)
High-speed prototype of a digitalswitch built up using .5Gps modules
![Page 40: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/40.jpg)
TEST SETUP OF A HIGH-SPEED DIGITAL SUBSYSTEM PROTOTYPE
![Page 41: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/41.jpg)
WEB LINKS (1) http://it.linkedin.com/in/pierobelforte
http://www.slideshare.net/pierobelforte
http://sites.google.com/site/pierobelforte/Home/piero-s-papers-1
http://www.linkedin.com/groups?mostPopular=&gid=2673743
http://docs.google.com/viewer?a=v&pid=sites&srcid=ZGVmYXVsdGRvbWFpbnxwaWVyb2JlbGZvcnRlZG9jfGd4OjMwNzY5MjUzZjM1ZTJjNzQ
![Page 42: We were pioneers: early applications of dwn simulations_2](https://reader034.vdocuments.mx/reader034/viewer/2022051612/54be11d14a79590d788b45cc/html5/thumbnails/42.jpg)
WEB LINKS (2) http://www.hp9825.com/html/hpib1.html
http://www.hp9825.com/html/hp_9810_20_30.html
http://www.hpmuseum.org/hp9820.htm