vlsi - ducat india
TRANSCRIPT
CURRICULUM
VLSITECHNOLOGYSYSTEM VERILOG WITH TCL
Six Week Industrial Training on Advanced VLSI-Verification using SystemVerilog and basic scripting
l�
l�
l�
l�
l�
Course Type - Hands-on TrainingDuration - 6 weeks(Including week-off)Eligibility- BE/BTech/ME/MtechPrerequisite - Digital,Verilog and CTool - Modelsim ,Questasim
Course content
Verification concepts in VLSI
l�
l�
l�
l�
l�
l�
l�
l�
l�
l�
l�
l�
l�
l�
VLSI Design FlowThe Verification Process The Verification Methodology Basic Testbench Functionality Directed Testing Methodology Basics Testbench Components Layered Testbench Building a Layered Testbench Simulation Environment Phases Verification Flow in VLSIVerification domains and toolsWhat is bug?Bug tools introduction etc.
System Verilog Basics
l�
l�
l�
l�
l�
l�
l�
l�
l�
l�
l�
l�
Introduction to systemVerilogSystemverilog Advantages over verilog and VHDLUse of system verilog in Industries and for DesignWhy SV for Verification?Data TypesOperatorsKeywordsArraysQueueNew constructs in SVTasks and FunctionsExperiments on each constructs on lab
Partners :
PITAMPURA (DELHI)NOIDAA-43 & A-52, Sector-16,
GHAZIABAD1, Anand Industrial Estate, Near ITS College, Mohan Nagar, Ghaziabad (U.P.)
GURGAON1808/2, 2nd floor old DLF,Near Honda Showroom,Sec.-14, Gurgaon (Haryana)
SOUTH EXTENSION
www.facebook.com/ducateducation
Java
Plot No. 366, 2nd Floor, Kohat Enclave, Pitampura,( Near- Kohat Metro Station)Above Allahabad Bank, New Delhi- 110034.
Noida - 201301, (U.P.) INDIA 70-70-90-50-90 +91 99-9999-3213 70-70-90-50-90 70-70-90-50-90
70-70-90-50-90
70-70-90-50-90
D-27,South Extension-1New Delhi-110049
+91 98-1161-2707
(DELHI)
System Verilog for verification
l�
l�
l�
l�
l�
l�
Object oriented paradigm (OOPs) – class introduction & inheritanceTask Functions and Void FunctionsProcedural statements and routinesCreating new ObjectsMemory allocationWriting verification environment
Basic Scripting using Tcl
l�
l�
l�
l�
l�
l�
l�
l�
IntroductionData types, variables, assignments and expressionsLists, arrays and associative arraysSubroutines or ProceduresControl structuresFile Input and OutputThe world of regular expressionsMore on TCL - trace, eval, exec, info, history, format