tld5099ep voltage mode sepic evaluation kit · 2020. 8. 6. · 1 description. evaluation board for...

Voltage mode SEPIC evaluation kitTLD5099EP

About this documentProduct description

The TLD5099EP is an AEC qualified DC/DC boost controller.• Built in diagnosis and protection features• ENABLE control pin available• Spread spectrum modulator to improve the EMI performanceScope and purpose

Scope of this user manual is to provide to the audience instructions on usage of TLD5099EP voltage-modeSEPIC evaluation board.Intended audience

This document is intended for engineers who need to perform measurements and check performance withTLD5099EP voltage-mode SEPIC evaluation board.

Table of contents

About this document . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

Table of contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2

2 Quick start procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

3 Auto-enable configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

4 Schematics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6

5 PCB layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

6 Bill of material . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

7 Efficiency measurements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

8 Maximizing efficiency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12

9 Minimizing EMI emissions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

10 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Disclaimer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

User Manual

User Manual Please read the Important Notice and Warnings at the end of this documentwww.infineon.com 2020-01-29

https://www.infineon.com

1 DescriptionEvaluation board for medium power application with TLD5099EP configured in voltage-mode SEPIC topology. Itcan be implemented as a DC/DC power supply with constant voltage output.Default configuration of the board is voltage-mode SEPIC topology without any additional features enabled. Inthis configuration, it can deliver up to 12 W to the load with an efficiency above 85%. Auxiliary circuits to protectthe DC/DC and the load during short to ground, forcing the current to zero, are not present. The short to groundcurrent is limited to about 3.6 A because of the SWCS pin connected to the current-mode shunt that acts as arough limiter.

Figure 1 Board picture


1 Description

User Manual 22020-01-29

Figure 2 Simplified schematic

Table 1 Performance summary

Parameter Conditions ValueInput supply voltage Parameter degradation below 6.5 V 8 V to 27 V

Down to 6.5 V for less than 2 s

Maximum output current Resistive load 1 A

Switching frequency VIN = 13.2 V; spread spectrum "on" 400 kHz

Efficiency Measured with a 12 Ω power resistor as load > 85%

Output voltage range Output voltage related to ground 12 V

Output overvoltage protection Output voltage related to ground 16 V


1 Description


2 Quick start procedureThe default configuration of the board has all additional features disabled. Jumper is positioned in 1-2 position.In this configuration, ENABLE signal has to be applied on X18 (max 45 V). If another output voltage is required,the voltage divider composed of R24, R25, R26 must be changed according to the rule that a 300 mV dropoutshould be present across R25 when the desired voltage is present in the output.The default configuration is depicted below:

Figure 3 Default configuration of the board


2 Quick start procedure


3 Auto-enable configurationBy positioning the jumper on the position 2-3, an external enable signal to turn-on the device is no longerneeded.

Figure 4 Current adjustment


3 Auto-enable configuration


4 Schematics

11

22

33

44

55

66

77

88

DD

CC

BB

AA

29/

11/2

019

14:4

9:1

1D

ate:

She

etof

Tim

e:©

In

fin

eon

Tec

hno

logi

es A

G 2

01

9. A

ll R

igh

ts R

eser

ved

.

Au

thor

:Ric

card

o Z

uin

03

-TL

D5

09

9E

P_

VS

EP

IC_

S0

0_

Inp

ut

Fil

ter.

Sch

Do

c

Infi

neo

n T

ech

nolo

gie

s A

GIF

I D

C A

TV

BP

Via

Nic

colo

Tom

mas

eo 6

5b

35

131

Pad

ov

a It

aly S

00

Tit

le

Siz

e:R

ev.

A3

Doc

um

ent

Nam

e

03-T

LD

50

99E

P_

VS

EP

IC_

S0

0_In

pu

t F

ilte

r.S

chD

oc

Rel

.

RE

L

Var

iant

TL

D50

99

EP

_VS

EP

IC

[No

Var

iati

ons]

Ap

pro

ved

<A

ppr.

>

SV

N R

evis

ion:

Not

in

ver

sio

n co

ntro

l

GN

D

Ext

ern

al E

nab

le

1 2

50V

C1

82

20u

F

GN

D

23

1

Q1

IPD

90P

04P

4L-0

4

R1

10

k

GN

D

1 2

D1

10V

-50

0mW

GN

D

Vb

at_F

IL

4A

PI

type

fil

ter.

Sui

tabl

e fo

r sw

itch

ing

freq

uen

cy d

ow

n to

200

kHz

N.M

.50

V

C9

100

nF

GN

DG

ND

GN

D

MP

Z20

12S

10

1AT

D25

L2

100

R

12

X1

So

lder

Ju

mp

er 2

Pin

s

GN

DV

bat

Ext

_E

N

GN

D

12

X1

4

Sol

der

Jum

per

2 P

ins

12

X1

6

Sol

der

Jum

per

2 P

ins

50V

C14

470p

F50

V

C1

347

0pF

14

23

AC

M70

V-7

01-

2P

L-T

L00

L4

700

R

Cha

ssis

50V

C30

4.7

uF

50V

C1

10uF

50V

C2

10u

F50

V

C6

10u

F5

0V

C7

10

uF

XA

L60

60-

103M

EB

L1

10u

H

MIN

In

put

Vo

ltag

e (V

bat

): 8

V

TY

P I

npu

t V

olta

ge

(V b

at):

13,

2V

MA

X I

nput

Vol

tage

(V

bat

): 2

7V

MIN

In

put

Vo

ltag

e (V

bat

): 6

.5V

(fo

r le

ss t

han

2s)

1 2

Pho

enix

Con

tact

X2

193

577

6 12

Pho

enix

Con

tact

X1

8

193

577

6

Han

d S

old

ered

Figure 5 Input filter


4 Schematics


11

22

33

44

55

66

77

88

DD

CC

BB

AA

29/

11/2

019

14

:49

:12

Dat

e:S

heet

ofT

ime:

© I

nfi

neo

n T

ech

nolo

gies

AG

20

19. A

ll R

ights

Res

erve

d.

Au

thor

:Ric

card

o Z

uin

04

-TL

D5

09

9E

P_

VS

EP

IC_

S0

0_

Ma

in P

ow

er.S

chD

oc

Infi

neo

n T

ech

no

log

ies

AG

IFI

DC

AT

V B

P

Via

Nic

colo

Tom

mas

eo 6

5b

35

131

Pad

ova

Ital

y S0

0

Tit

le

Siz

e:R

ev.

A3

Doc

um

ent

Nam

e

04-

TL

D5

099

EP

_V

SE

PIC

_S

00

_M

ain

Po

wer

.Sch

Do

c

Rel

.

RE

L

Var

iant

TL

D50

99

EP

_VS

EP

IC

[No

Var

iati

ons]

Ap

pro

ved

<A

ppr.

>

SV

N R

evis

ion:

Not

in

ver

sio

n co

ntro

l

SW

O2

IVC

C1

SW

CS

4F

PW

M3

EP

15

CO

MP

8S

ET

10

FR

EQ

/SY

NC

11

FB

H6

PW

MO

5F

BL

7

OV

FB

9

GN

D1

2E

N/P

WM

I13

IN14

U1

TL

D5

099

EP

Vba

t_F

IL

50V

C26

100

nF

GN

D

16V

C27

10u

F

GN

D

IVC

C(5

V)

Vbat

_F

IL

GN

D

Rfr

eq

GN

D

(40

0kH

z S

prea

d S

pect

rum

ON

)

1 2 3

X5

TS

M-1

03-0

1-S

-SV

Ext

_E

N

(1-2

) E

xter

nal

Ena

ble

(2-3

) In

tern

al E

nab

le

GN

D

100V

C2

910

0nF

R12

0R

GN

D

50V

C19

10uF

GN

D

GN

D

R8

10R

GN

D

12

D2

PM

EG

6030

EP,

115

GN

D

12V

/ 1

A

X8

500

1IV

CC

Vba

t_F

IL

GN

DG

ND1

00V

C22

4.7

uF

100

V

C21

4.7

uF

GN

D

100V

C2

04.

7uF

OV

FB

> 1

,25V

wh

en V

OU

T >

16V

2 3

1

Q2

IPD

25N

06S

4L

-30

08

05

R6

39

k

R11

2kX

3

5001

X4

50

01F

BH

FB

L

31

NC2

D8

BA

S1

6

IVC

C(5

V)

50V

C36

100

nF

GN

D

OU

T+

(12V

/ 1

A)

OU

T-

GN

D

MP

Z20

12S

102

AT

D25

L5

1kR

MP

Z20

12S

102A

TD

25

L3

1kR

GN

D

X20

500

1

GN

D

X21

5001

SY

NC

Vba

t_F

IL

IVC

C(5

V)

N.M

.

GN

D

100

V

C1

2

4.7u

F

100

V

C1

5

4.7u

F

100

V

C1

6

4.7u

FN

.M.

08

05

R2

43.9

k

08

05

R2

522

0R

0805

R2

64.

7k08

05

R1

03.

3k

2512

R9

39m

R1

00V

C25

2.2

nF

2512

R5

4.7

R

1 2

Pho

enix

Con

tact

X15

1935

776

1

42

3

B82

477

D4

223M

000

L7A

22u

H

R23 2k

Figure 6 Main power


4 Schematics


5 PCB layout

Figure 7 PCB layout top view

Figure 8 PCB layout bottom view


5 PCB layout


6 Bill of material

Table 2 Bill of material

Designator Value Manufacturer Manufacturer order numberC1, C2, C6, C7, C19 10uF muRata GCM32EC71H106KA03

C9, C26, C36 100nF AVX 06035C104K4Z2A

C12, C15, C20, C21 4.7uF TDK CGA6M3X7S2A475K200AE

C13, C14 470pF muRata GCM1885C1H471JA16

C16, C22 4.7uF TDK CGA6M3X7S2A475K200AE

C18 220uF Panasonic EEEFK1H221P

C25 2.2nF MuRata GCM2165C2A222FA16

C27 10uF TDK CGA4J1X7S1C106K125AC

C29 100nF TDK CGA4J2X7R2A104M125AE

C30 4.7uF Kemet C1210C475K5RACAUTO

D1 Zener 10V-500mW

D2 PMEG6030EP,115 Nexperia PMEG6030EP,115

D8 BAS16 Infineon Technologies BAS16

L1 10uH Coilcraft XAL6060-103MEB

L2 100H TDK Corporation MPZ2012S101ATD25

L3, L5 1kH TDK MPZ2012S102ATD25

L4 TDK ACM70V-701-2PL-TL00

L7 22uH TDK Corporation B82477D4223M000

Q1 IPD90P04P4L-04 Infineon Technologies IPD90P04P4L-04

Q2 IPD25N06S4L-30 Infineon Technologies IPD25N06S4L-30

R1 10kΩ Vishay CRCW060310K0FK

R5 4.7Ω Vishay CRCW25124R70FK


R8 10Ω Vishay CRCW060310R0FK

R9 39mΩ Vishay WSL2512R0390FEA

R10 3.3kΩ Vishay CRCW08053K30FK


R12 0Ω Yageo AC0805JR-070RL



R25 220Ω Vishay CRCW0805220RFK


U1 TLD5099EP Infineon Technologies TLD5099EP

X1, X14, X16 Solder Jumper 2Pins

Infineon Technologies AG Solder Jumper 2 Pins


6 Bill of material


Table 2 Bill of material (continued)

Designator Value Manufacturer Manufacturer order numberX2, X15, X18 1935776 Phoenix Contact 1935776

X3, X4, X8, X20, X21 5001 Keystone 5001

X5 TSM-103-01-S-SV Samtec TSM-103-01-S-SV


6 Bill of material


7 Efficiency measurements

Figure 9 Efficiency vs. input voltage

This efficiency performance has been obtained with:

Table 3 Parameters influencing efficiency

Output load: 12 Ω power resistor

EMI filter: Totally bypassed by closing the jumpers X1, X14 and X16

Efficiency performances can be increased: refer to Chapter 8.


7 Efficiency measurements


8 Maximizing efficiencyThis evaluation board has been designed to reach a fair compromise between efficiency performance and EMIemissions compliance.Nevertheless, if the maximum efficiency is needed, the following actions should be considered:1. Remove the snubber circuit R5, C25 or choose a lower value for the capacitor C25 (for example 1 nF)2. Bypass the whole EMI filter, by bridging the jumpers X1, X14 and X163. Bypass the output ferrite beads L3 and L54. Replace the main inductor L6 with one that boasts a lower parasitic DC resistance, for example

• TDK model B82477C6223M603• TDK model B82477D6223M603

5. Bypass gate resistor R8


8 Maximizing efficiency


9 Minimizing EMI emissionsThis evaluation board has been designed to reach a fair compromise between efficiency performance and EMIemissions compliance. Furthermore, this evaluation board can fulfill the class V of the CISPR25 in conductedemissions from 150 kHz to 108 MHz.Nevertheless, if the minimum EMI emission is required, the following actions should be considered:1. Choose a higher value for the capacitor C25 (for example 3.3 nF)2. Include the whole EMI filter by removing bridges from the jumpers X1, X14 and X163. Replace the 10 Ω resistor R8 with a higher value such as 22 Ω or 33 Ω4. With a short piece of wire connect the CHASSIS TERMINAL to the test ground plane as close as possible to

where the board is placed


9 Minimizing EMI emissions


10 Revision history

Table 4 Revision history

Document version Date of release Description of changesRev. 1.00 2020-01-29 First release related to evalboard S00_P00.


10 Revision history


TrademarksAll referenced product or service names and trademarks are the property of their respective owners.

Edition 2020-01-29Published byInfineon Technologies AG81726 Munich, Germany © 2020 Infineon Technologies AGAll Rights Reserved. Do you have a question about anyaspect of this document?Email: [email protected] Document referenceIFX-pph1578654908400

IMPORTANT NOTICEThe information contained in this application note isgiven as a hint for the implementation of the productonly and shall in no event be regarded as a descriptionor warranty of a certain functionality, condition orquality of the product. Before implementation of theproduct, the recipient of this application note mustverify any function and other technical informationgiven herein in the real application. InfineonTechnologies hereby disclaims any and all warrantiesand liabilities of any kind (including without limitationwarranties of non-infringement of intellectual propertyrights of any third party) with respect to any and allinformation given in this application note.

The data contained in this document is exclusivelyintended for technically trained staff. It is theresponsibility of customer’s technical departments toevaluate the suitability of the product for the intendedapplication and the completeness of the productinformation given in this document with respect to suchapplication.

WARNINGSDue to technical requirements products may containdangerous substances. For information on the typesin question please contact your nearest InfineonTechnologies office.Except as otherwise explicitly approved by InfineonTechnologies in a written document signed byauthorized representatives of Infineon Technologies,Infineon Technologies’ products may not be used inany applications where a failure of the product orany consequences of the use thereof can reasonablybe expected to result in personal injury

mailto:[email protected]

tld5099ep voltage mode sepic evaluation kit · 2020. 8. 6. · 1 description. evaluation board for...

Documents