synthesizing and simulating verilog code - iit...

17

Synthesizing and Simulating Verilog code Using Xilinx Software Neeraj Kulkarni

Upload: duonghanh

Post on 14-Jul-2018

249 views

Category:

Documents

0 download

Report

Download

Embed Size (px):

TRANSCRIPT

Page 1: Synthesizing and Simulating Verilog code - IIT Kanpurstudents.iitk.ac.in/eclub/assets/tutorials/Verilog-xilinx.pdf · Synthesizing and Simulating Verilog code Using Xilinx Software

Synthesizing and Simulating Verilog code

Using Xilinx Software Neeraj Kulkarni

[email protected]

Page 2: Synthesizing and Simulating Verilog code - IIT Kanpurstudents.iitk.ac.in/eclub/assets/tutorials/Verilog-xilinx.pdf · Synthesizing and Simulating Verilog code Using Xilinx Software

Xilinx ISE 14.6 • Download link- http://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools.html • Choose the Full Installer for Windows • You need to register on their website.

• Install the software. When it prompts for licence choose

WebPack Licence which is available for free.

• Note: Preferable install it in Windows 7 environment. Xilinx 14.4 has some annoying bugs when run with Windows 8. I think they still do not support windows 8.

http://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools.html

http://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools.html

http://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools.html

http://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools.html

Page 3: Synthesizing and Simulating Verilog code - IIT Kanpurstudents.iitk.ac.in/eclub/assets/tutorials/Verilog-xilinx.pdf · Synthesizing and Simulating Verilog code Using Xilinx Software

Open the Xilinx ISE Software

Open New Project

Page 4: Synthesizing and Simulating Verilog code - IIT Kanpurstudents.iitk.ac.in/eclub/assets/tutorials/Verilog-xilinx.pdf · Synthesizing and Simulating Verilog code Using Xilinx Software

Choose the location to create New Project

Page 5: Synthesizing and Simulating Verilog code - IIT Kanpurstudents.iitk.ac.in/eclub/assets/tutorials/Verilog-xilinx.pdf · Synthesizing and Simulating Verilog code Using Xilinx Software

Choose settings as shown as FPGA chosen is available .

Click Next and then click Finish.

Page 6: Synthesizing and Simulating Verilog code - IIT Kanpurstudents.iitk.ac.in/eclub/assets/tutorials/Verilog-xilinx.pdf · Synthesizing and Simulating Verilog code Using Xilinx Software

Create New Source as shown

Page 7: Synthesizing and Simulating Verilog code - IIT Kanpurstudents.iitk.ac.in/eclub/assets/tutorials/Verilog-xilinx.pdf · Synthesizing and Simulating Verilog code Using Xilinx Software

Select Verilog module.

Click Next twice and then Finish.

Page 8: Synthesizing and Simulating Verilog code - IIT Kanpurstudents.iitk.ac.in/eclub/assets/tutorials/Verilog-xilinx.pdf · Synthesizing and Simulating Verilog code Using Xilinx Software

You can now write your module.

Page 9: Synthesizing and Simulating Verilog code - IIT Kanpurstudents.iitk.ac.in/eclub/assets/tutorials/Verilog-xilinx.pdf · Synthesizing and Simulating Verilog code Using Xilinx Software

Code for mux written.

Double click on synthesize, on the left hand side.

Page 10: Synthesizing and Simulating Verilog code - IIT Kanpurstudents.iitk.ac.in/eclub/assets/tutorials/Verilog-xilinx.pdf · Synthesizing and Simulating Verilog code Using Xilinx Software

To see the circuit click on view RTL schematic option and then press ok.

Page 11: Synthesizing and Simulating Verilog code - IIT Kanpurstudents.iitk.ac.in/eclub/assets/tutorials/Verilog-xilinx.pdf · Synthesizing and Simulating Verilog code Using Xilinx Software

Go on clicking in the black area to zoom in the circuit elements.

Page 12: Synthesizing and Simulating Verilog code - IIT Kanpurstudents.iitk.ac.in/eclub/assets/tutorials/Verilog-xilinx.pdf · Synthesizing and Simulating Verilog code Using Xilinx Software

To run simulation click on Simulation option at the top of left column

Page 13: Synthesizing and Simulating Verilog code - IIT Kanpurstudents.iitk.ac.in/eclub/assets/tutorials/Verilog-xilinx.pdf · Synthesizing and Simulating Verilog code Using Xilinx Software

To create a Test bench, create New Source.

Select Verilog Test Fixture

Page 14: Synthesizing and Simulating Verilog code - IIT Kanpurstudents.iitk.ac.in/eclub/assets/tutorials/Verilog-xilinx.pdf · Synthesizing and Simulating Verilog code Using Xilinx Software

Template of Test bench will be created instantiating the mux module.

Page 15: Synthesizing and Simulating Verilog code - IIT Kanpurstudents.iitk.ac.in/eclub/assets/tutorials/Verilog-xilinx.pdf · Synthesizing and Simulating Verilog code Using Xilinx Software

Add the testing code in the initial block below Add Stimulus here comment.

Page 16: Synthesizing and Simulating Verilog code - IIT Kanpurstudents.iitk.ac.in/eclub/assets/tutorials/Verilog-xilinx.pdf · Synthesizing and Simulating Verilog code Using Xilinx Software

Double click on Simulate Behavioral Model option.

Page 17: Synthesizing and Simulating Verilog code - IIT Kanpurstudents.iitk.ac.in/eclub/assets/tutorials/Verilog-xilinx.pdf · Synthesizing and Simulating Verilog code Using Xilinx Software

This is the simulation window. You can verify the working using waveforms or using printed statements at the bottom.

Synthesizing Geometry Constructions

Synthesizing 3d worlds

Synthesizing sources

Articles - synthesizing

Verilog Fundamentals · 2016. 8. 30. · verilog fundamentals hdls history how fpga & verilog are related coding in verilog

SYNTHESIZING SEPHORA

Week 5 Synthesizing

Verilog 1 - Fundamentalscseweb.ucsd.edu/classes/sp11/cse141L/pdf/01/SV_Part_1.pdf · Note: Our Verilog Subset ! Verilog is a big language with many features not concerned with synthesizing

Introduction to Verilog - Oregon State Universityeecs.oregonstate.edu/research/vlsi/teaching/ECE472_FA12/verilog... · Introduction to Verilog ... More recently Verilog is used as

HDL Chip Design- A Practical Guide for Designing, Synthesizing and Simulating ASICs and FPGAs Usi

Verilog HDL - 2. Introduce to Verilog HDL

Verilog Fundamentals Verilog 1 - Fundamentalscsg.csail.mit.edu/.../handouts/lectures/L02-Verilog-Fundamentals.pdf3 6.375 Spring 2007 • L02 Verilog 1 - Fundamentals • 5 Designers

Synthesizing Historical Significance

Verilog Tutorial - Verilog HDL Tutorial with Examples

Synthesizing Memory

Verilog Tutorial - UCSBstrukov/ece154a/labs/verilog.pdf · Verilog Tutorial Adapted from Krste Asanovic. Verilog Fundamentals •History •Data types •Structural Verilog •Functional

Analog Verilog,Verilog-A Tutorial

Verilog Introduction for System Verilog - Leading Edge · Verilog Introduction for System Verilog This 1 day course provides an introduction to the Verilog syntax with emphasis on

Synthesizing and Simulating Verilog code · Select Verilog Test Fixture . Template of Test bench will be created instantiating the mux module. Add the testing code in the initial

Verilog – Sequential Logic - Worcester Polytechnic Instituteusers.wpi.edu/~rjduck/Verilog for synthesis - sequential logic rev... · Verilog – Sequential Logic Verilog for Synthesis

Summarize and Synthesizing

Verilog II CPSC 321 Andreas Klappenecker Today’s Menu Verilog, Verilog

Hdl Chip Design: A Practical Guide for Designing, Synthesizing & Simulating Asics & Fpgas Using Vhdl or Verilog

Vlsi Verilog _ Fir Filter Design Using Verilog

Quartus II Introduction for Verilog Userscseweb.ucsd.edu/classes/wi06/cse140L/tutorial_quartusii_intro... · Quartus II Introduction for Verilog Users ... • Synthesizing a circuit

VHDL,Verilog and Advanced Verilog

Synthesizing Cultural Identity

05-Verilog Language Concepts - Amazon S3 · PDF file2 CSE 467 Verilog Digital System Design 3 Verilog Language Concepts Module Basics (cont.) Arrays Verilog operators Verilog data

A Verilog Primer - inst.eecs.berkeley.eduinst.eecs.berkeley.edu/~eecs151/fa19/files/verilog/Verilog_Primer_Slides.pdf · Verilog Modules I Modules are the building blocks of Verilog

Circuits Textbooks details.pdf · HDL Chip Design: A Practical Guide for Designing, Synthesizing and Simulating ASICs and FPGAs Using VHDL or Verilog Douglas J. Smith, Foreword by

A Verilog Primer - University of California, Berkeleyinst.eecs.berkeley.edu/.../verilog/Verilog_Primer_Slides.pdfA Verilog Primer An Overview of Verilog for Digital Design and Simulation

Questioning and Synthesizing

Lecture 14 Synthesizing Parallel Programsilab.usc.edu/packages/cell-processor/course/6.189... · 2007-05-02 · Lecture 14 Synthesizing Parallel Programs. 1 Synthesizing parallel

Synthesizing Information

VERILOG - RWTH Aachen Universityhpac.cs.umu.se/teaching/sem-hpsc-14/presentations/Verilog slides.pdf · What is Verilog ? Verilog is a hardware description language(HDL) Verilog is