set ppt final

20
BY : K . SHIVA KUMAR REDDY P . MANOJ

Upload: shivakumarreddy

Post on 07-Feb-2016

21 views

Category:

Documents


0 download

DESCRIPTION

this document is about single electron transistor construction and its working with different applications and its uses in the modern world.

TRANSCRIPT

Page 1: SET PPT final

BY :K . SHIVA KUMAR REDDYP . MANOJ

Page 2: SET PPT final

VACUUM TUBE COMPUTER

Page 3: SET PPT final

THE FIRST TRANSISTOR

Page 4: SET PPT final

TRANSISTORIZED COMPUTER…

Page 5: SET PPT final

THE FUTURE ELECTRONICS

SINGLE ELECTRON TRANSISTORS

Page 6: SET PPT final

Source Drain

SiO2 Insulator (Glass) Gate

holes

electrons

5 volts

electrons to be transmitted

MOSFET OperationStep 1: Apply Gate Voltage

Step 2: Excess electrons surface in channel, holes are

repelled.

Step 3: Channel becomes saturated with electrons.

Electrons in source are able to flow across channel to Drain.

P

N N

Page 7: SET PPT final

SINGLE ELECTRON TRANSISTOR

Page 8: SET PPT final

COULOMB BLOCKADE BARRIER

• No electron on quantum dot Electrostatic energy = 0

• Electron put on the quantum dot Charge stored EC = E2/2Cdot

• EC acts as potential barrier.• This potential barrier is called COULOMB BLOCKADE BARRIER.

Page 9: SET PPT final

CONDITION 1

1.Thermal energy < Coulomb blockade barrier KBT < E2/2Cdot

For safety 10KBT < E2/2Cdot

For spherical capacitor C α d(diameter of dot)

Page 10: SET PPT final

CONDITION 2

2. Uncertainty in energy < charging energy

E < e2/2Cdot 1From uncertainity principle E. T ~ h/2

E ~ h/2 T E ~ h/2RCdot 2

Put 2 in 1 h/2RCdot < e2/2Cdot R > h/e2

Hence R > 26kohm

Page 11: SET PPT final

OPERATION OF SINGLE ELECTRON TRANSISTOR

STAGE 1 STAGE 2 STAGE 3

Page 12: SET PPT final

STAGE 1:

Page 13: SET PPT final

STAGE 2:

Applying negative voltage

Applying positive voltage

Page 14: SET PPT final

FERMI LEVELS IN STAGE 2 :

Page 15: SET PPT final

STAGE 2:

Applying negative voltage

Applying positive voltage

Applying positive voltage

Page 16: SET PPT final

FERMI LEVEL IN STAGE 3:

Page 17: SET PPT final

Gate voltage and current relation

curre

nt

Gate voltagee2/2Cdot 2e2/2Cdo

t3e2/2Cdot

Page 18: SET PPT final

ADVANTAGES

• Power consumption

• Memory cells

• Size

• Heat dissipation

Page 19: SET PPT final
Page 20: SET PPT final

K . SHIVA KUMAR REDDYP . MANOJ