sand to silicon

15
1 Illustratio ns 32nm High- K/Metal Gate – Version By Abhishek Mishra G-14 From Sand to Silicon

Upload: abhishek-mishra

Post on 08-Jul-2016

219 views

Category:

Documents


1 download

DESCRIPTION

its my ppt that i made

TRANSCRIPT

Page 1: Sand to Silicon

1

Illustrations

32nm High-K/Metal Gate – Version

By Abhishek Mishra

G-14

From Sand to Silicon

Page 2: Sand to Silicon

Sand / Ingot2

Page 3: Sand to Silicon

Ingot / Wafer3

Page 4: Sand to Silicon

Fabrication of chips on a wafer consists of hundreds of precisely controlled steps which result in a series of patterned layers of various materials one on top of another.

What follows is a sample of the most important steps in this complex process.

4

Page 5: Sand to Silicon

Ion Implantation

5

Page 6: Sand to Silicon

High-k Dielectric Deposition6

Page 7: Sand to Silicon

Photo Lithography7

Page 8: Sand to Silicon

Etching8

Page 9: Sand to Silicon

Metal Deposition

9

Page 10: Sand to Silicon

Metal Layers

Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries.

Copyright © 2011, Intel Corporation. All rights

reserved.

10

Polishing –scale: transistor level (~50-200nm)The excess material is polished off.

Metal Layers – scale: transistor level (six transistors combined ~500nm)Multiple metal layers are created to interconnect (think: wires) in between the various transistors. How these connections have to be “wired” is determined by the architecture and design teams that develop the functionality of the respective processor (e.g. Intel® Core™ i5 Processor ). While computer chips look extremely flat, they may actually have over 30 layers to form complex circuitry. If you look at a magnified view of a chip, you will see an intricate network of circuit lines and transistors that look like a futuristic, multi-layered highway system.

Page 11: Sand to Silicon

When wafer processing is complete, the wafers are transferred from the fab to an assembly/test facility.

There, the individual die are first tested, then the they are singulated and the ones that passed their test are packaged. Finally, a thorough test of the packaged part is conducted before the finished product is shipped.

11

Page 12: Sand to Silicon

Wafer Sort Test / Slicing12

Page 13: Sand to Silicon

Packaging

13

Page 14: Sand to Silicon

Class Testing / Completed Processor

14

Page 15: Sand to Silicon

15

And that’s how they do it!!!…