Report copyright - Study of Pattern Area Reduction with FinFET and SGT for LSI … · Layout pattern of inverter using the conventional planar transistor, SGT, and FinFET is shown in Fig.3. The channel
Please pass captcha verification before submit form