pa0 guide · 2020-05-17 · pa0 guide ece 3401 – spring 2020 course ta contact information:...
TRANSCRIPT
StartVivado
2
SearchforVivado2018.3
CreateaNewProject
3
ClickHereonNewProject(andletWizardcreateanewproject)
ProjectWizard
4
• Theprojectwizardwillopen.Giveanynametoyourproject(e.g.lab0)andleavetherestasis
Thenclicknext
YoucanworkfromyourPdrivewheredataissavedacrossmultiplemachinelogins
P://
ProjectWizard
5
• Theprojectwizardwillopen.Giveanynametoyourproject(e.g.lab0)andleavetherestasis
Thenclicknext
IfPdrivedoesnotletyousaveyourwork,thenworkinthemachine’sCdrive.Beforeloggingout,copytheprojectfolderinyourPdrive.OnthesubsequentlogincopytheprojectbacktoCdrivetoworkonit.Repeatthisprocessacrossmultiplemachinelogins
ProjectSettings
6
• SelectRTLProject,thenclicknext• AndthenFinish
ChooseRTLProjectandclickNext
CreatingSourceFiles
7
Createanewsourcefile
ChangetoVHDL
CreatingSourceFiles
8
SelectVHDLandtypethename.ThenclickOK
CreatingSourceFiles
9
ThenclickNext
CreatingSourceFiles
10
LeavetheIPandConstraintspartsasisClickNext
PartSelection
11
ChoosethedefaultFPGAxc7k70tfbv676-1ThenclicknextThenclickfinishTheprojectwillthenbecreated
PortDefinitions
12
LeavethispartasisandclickOKYouwillbeaddingtheportdefinitionsintheVHDLcodelater
StartProgramming
13
2.Copy&Pastethecodefromlab0.vhdhere(Itisa1-bitadderthatisdownloadablefromthecoursewebpage).Savelab0.vhdusingCtrl+S.TheleftpanelshouldnowsayBIT_ADDER–BHVunderDesignSources
1.Double-clickon‘lab0–Behavioral’forthelab0.vhdfiletoopenintherightpanel
AddingaTestBench
14
2.SelectSimulationSourceshereandclickNext
1.Clickheretoaddanewfile
AddingaTestBench
15
1.ClickCreateFile
2.AddthenameofthetestbenchandclickOK.ThenclickFinish
AddingaTestBench
16
1.ClickOK2.ClickYestoignorethewarning.You’lladdtheportdefinitionslater
CopythetestbenchCode
17
1.ClickSimulationSourcesthensim_1,andthendouble-clickon‘test0-Behavioral’forthetest0.vhdfiletoopenintherightpanel
2.Copy&Pastethecodefromtest0.vhdhere(Itisa1-bitadderthatisdownloadablefromthecoursewebpage).Savetest0.vhdusingCtrl+S.TheleftpanelshouldnowsayTEST_ADD–TESTunderSimulationSourcesandsim_1
RunningSimulation
18
ClickonRunSimulation,andthenRunBehavioralSimulation
BehavioralSimulation
19
• AwaveformwindowshouldautomaticallyopenafteryouclickRunSimulation
• Enablesonetovisualizewaveformsforthedigitaldesign– Runsforthetimespecifiedinthetestbench– Allowsonetovisualizeinterfaceaswellasinternalstateofthesimulateddesign
– Simulatesinputconfigurationsspecifiedinthetestbench
RunningtheSimulation
20
ClicktoZoomFit
Theseinterfacesignalsshouldautomaticallyappear
CheckWaveform
21
• Youshouldstudylab0.vhdcodeandthenunderstandhowtest0.vhdsensitizesinputstocreateatestbenchtotestthe1-bitaddercircuit
• TheSUMandCOUToutputscanbeverifiedbyvisuallyinspectingtheA,BandCINinputsatvarioustimestamps