lecture 1: circuits & layout - harvey mudd...
TRANSCRIPT
![Page 1: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/1.jpg)
Lecture 1: Circuits & Layout
![Page 2: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/2.jpg)
1: Circuits & Layout 2CMOS VLSI Design 4th Ed.
OutlineA Brief HistoryCMOS Gate DesignPass TransistorsCMOS Latches & Flip-FlopsStandard Cell LayoutsStick Diagrams
![Page 3: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/3.jpg)
1: Circuits & Layout 3CMOS VLSI Design 4th Ed.
A Brief History1958: First integrated circuit– Flip-flop using two transistors– Built by Jack Kilby at Texas
Instruments2010– Intel Core i7 μprocessor
• 2.3 billion transistors– 64 Gb Flash memory
• > 16 billion transistors
Courtesy Texas Instruments
[Trinh09]
© 2009 IEEE.
![Page 4: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/4.jpg)
1: Circuits & Layout 4CMOS VLSI Design 4th Ed.
Growth Rate53% compound annual growth rate over 50 years– No other technology has grown so fast so long
Driven by miniaturization of transistors– Smaller is cheaper, faster, lower in power!– Revolutionary effects on society
[Moore65]
Electronics Magazine
![Page 5: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/5.jpg)
1: Circuits & Layout 5CMOS VLSI Design 4th Ed.
Annual Sales>1019 transistors manufactured in 2008– 1 billion for every human on the planet
![Page 6: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/6.jpg)
1: Circuits & Layout 6CMOS VLSI Design 4th Ed.
Invention of the TransistorVacuum tubes ruled in first half of 20th century Large, expensive, power-hungry, unreliable1947: first point contact transistor– John Bardeen and Walter Brattain at Bell Labs– See Crystal Fire
by Riordan, Hoddeson
AT&T Archives. Reprinted with
permission.
![Page 7: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/7.jpg)
1: Circuits & Layout 7CMOS VLSI Design 4th Ed.
Transistor TypesBipolar transistors– npn or pnp silicon structure– Small current into very thin base layer controls
large currents between emitter and collector– Base currents limit integration density
Metal Oxide Semiconductor Field Effect Transistors– nMOS and pMOS MOSFETS– Voltage applied to insulated gate controls current
between source and drain– Low power allows very high integration
![Page 8: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/8.jpg)
1: Circuits & Layout 8CMOS VLSI Design 4th Ed.
1970’s processes usually had only nMOS transistors– Inexpensive, but consume power while idle
1980s-present: CMOS processes for low idle power
MOS Integrated Circuits
Intel 1101 256-bit SRAM Intel 4004 4-bit μProc
[Vadasz69]
© 1969 IEEE.
Intel Museum.
Reprinted with permission.
![Page 9: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/9.jpg)
1: Circuits & Layout 9CMOS VLSI Design 4th Ed.
Moore’s Law: Then1965: Gordon Moore plotted transistor on each chip– Fit straight line on semilog scale– Transistor counts have doubled every 26 months
Integration Levels
SSI: 10 gates
MSI: 1000 gates
LSI: 10,000 gates
VLSI: > 10k gates[Moore65]
Electronics Magazine
![Page 10: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/10.jpg)
1: Circuits & Layout 10CMOS VLSI Design 4th Ed.
And Now…
![Page 11: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/11.jpg)
1: Circuits & Layout 11CMOS VLSI Design 4th Ed.
Feature SizeMinimum feature size shrinking 30% every 2-3 years
![Page 12: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/12.jpg)
1: Circuits & Layout 12CMOS VLSI Design 4th Ed.
CorollariesMany other factors grow exponentially – Ex: clock frequency, processor performance
![Page 13: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/13.jpg)
1: Circuits & Layout 13CMOS VLSI Design 4th Ed.
CMOS Gate DesignActivity:– Sketch a 4-input CMOS NOR gate
A
B
C
DY
![Page 14: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/14.jpg)
1: Circuits & Layout 14CMOS VLSI Design 4th Ed.
Complementary CMOSComplementary CMOS logic gates– nMOS pull-down network– pMOS pull-up network– a.k.a. static CMOS
pMOSpull-upnetwork
outputinputs
nMOSpull-downnetwork
X (crowbar)0Pull-down ON
1Z (float)Pull-down OFFPull-up ONPull-up OFF
![Page 15: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/15.jpg)
1: Circuits & Layout 15CMOS VLSI Design 4th Ed.
Series and ParallelnMOS: 1 = ONpMOS: 0 = ONSeries: both must be ONParallel: either can be ON
(a)
a
b
a
b
g1
g2
0
0
a
b
0
1
a
b
1
0
a
b
1
1
OFF OFF OFF ON
(b)
a
b
a
b
g1
g2
0
0
a
b
0
1
a
b
1
0
a
b
1
1
ON OFF OFF OFF
(c)
a
b
a
b
g1 g2 0 0
OFF ON ON ON
(d) ON ON ON OFF
a
b
0
a
b
1
a
b
11 0 1
a
b
0 0
a
b
0
a
b
1
a
b
11 0 1
a
b
g1 g2
![Page 16: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/16.jpg)
1: Circuits & Layout 16CMOS VLSI Design 4th Ed.
Conduction ComplementComplementary CMOS gates always produce 0 or 1Ex: NAND gate– Series nMOS: Y=0 when both inputs are 1– Thus Y=1 when either input is 0– Requires parallel pMOS
Rule of Conduction Complements– Pull-up network is complement of pull-down– Parallel -> series, series -> parallel
A
B
Y
![Page 17: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/17.jpg)
1: Circuits & Layout 17CMOS VLSI Design 4th Ed.
Compound GatesCompound gates can do any inverting functionEx: (AND-AND-OR-INVERT, AOI22)Y A B C D= +i i
A
B
C
D
A
B
C
D
A B C DA B
C D
B
D
YA
CA
C
A
B
C
D
B
D
Y
(a)
(c)
(e)
(b)
(d)
(f)
![Page 18: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/18.jpg)
1: Circuits & Layout 18CMOS VLSI Design 4th Ed.
Example: O3AI ( )Y A B C D= + + i
A B
Y
C
D
DC
B
A
![Page 19: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/19.jpg)
1: Circuits & Layout 19CMOS VLSI Design 4th Ed.
Signal StrengthStrength of signal– How close it approximates ideal voltage source
VDD and GND rails are strongest 1 and 0nMOS pass strong 0– But degraded or weak 1
pMOS pass strong 1– But degraded or weak 0
Thus nMOS are best for pull-down network
![Page 20: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/20.jpg)
1: Circuits & Layout 20CMOS VLSI Design 4th Ed.
Pass TransistorsTransistors can be used as switches
![Page 21: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/21.jpg)
1: Circuits & Layout 21CMOS VLSI Design 4th Ed.
Transmission GatesPass transistors produce degraded outputsTransmission gates pass both 0 and 1 well
g = 0, gb = 1a b
g = 1, gb = 0a b
0 strong 0
Input Output
1 strong 1
g
gb
a b
a bg
gb
a bg
gb
a bg
gb
g = 1, gb = 0
g = 1, gb = 0
![Page 22: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/22.jpg)
1: Circuits & Layout 22CMOS VLSI Design 4th Ed.
TristatesTristate buffer produces Z when not enabled
111001Z10Z00YAEN
A Y
EN
A Y
EN
EN
![Page 23: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/23.jpg)
1: Circuits & Layout 23CMOS VLSI Design 4th Ed.
Nonrestoring TristateTransmission gate acts as tristate buffer– Only two transistors– But nonrestoring
• Noise on A is passed on to Y
A Y
EN
EN
![Page 24: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/24.jpg)
1: Circuits & Layout 24CMOS VLSI Design 4th Ed.
Tristate InverterTristate inverter produces restored output– Violates conduction complement rule– Because we want a Z output
A
YEN
A
Y
EN = 0Y = 'Z'
Y
EN = 1Y = A
A
EN
![Page 25: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/25.jpg)
1: Circuits & Layout 25CMOS VLSI Design 4th Ed.
Multiplexers2:1 multiplexer chooses between two inputs
1X11
0X01
11X0
00X0
YD0D1S
0
1
S
D0
D1Y
![Page 26: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/26.jpg)
1: Circuits & Layout 26CMOS VLSI Design 4th Ed.
Gate-Level Mux Design
How many transistors are needed? 201 0 (too many transistors)Y SD SD= +
44
D1
D0S Y
4
2
22 Y
2
D1
D0S
![Page 27: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/27.jpg)
1: Circuits & Layout 27CMOS VLSI Design 4th Ed.
Transmission Gate MuxNonrestoring mux uses two transmission gates– Only 4 transistors
S
S
D0
D1YS
![Page 28: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/28.jpg)
1: Circuits & Layout 28CMOS VLSI Design 4th Ed.
Inverting MuxInverting multiplexer– Use compound AOI22– Or pair of tristate inverters– Essentially the same thing
Noninverting multiplexer adds an inverter
S
D0 D1
Y
S
D0
D1Y
0
1S
Y
D0
D1
S
S
S
S
S
S
![Page 29: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/29.jpg)
1: Circuits & Layout 29CMOS VLSI Design 4th Ed.
4:1 Multiplexer4:1 mux chooses one of 4 inputs using two selects– Two levels of 2:1 muxes– Or four tristates
S0
D0
D1
0
1
0
1
0
1Y
S1
D2
D3
D0
D1
D2
D3
Y
S1S0 S1S0 S1S0 S1S0
![Page 30: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/30.jpg)
1: Circuits & Layout 30CMOS VLSI Design 4th Ed.
D LatchWhen CLK = 1, latch is transparent– D flows through to Q like a buffer
When CLK = 0, the latch is opaque– Q holds its old value independent of D
a.k.a. transparent latch or level-sensitive latch
CLK
D Q
Latc
h D
CLK
Q
![Page 31: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/31.jpg)
1: Circuits & Layout 31CMOS VLSI Design 4th Ed.
D Latch DesignMultiplexer chooses D or old Q
1
0
D
CLK
QCLK
CLKCLK
CLK
DQ Q
Q
![Page 32: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/32.jpg)
1: Circuits & Layout 32CMOS VLSI Design 4th Ed.
D Latch Operation
CLK = 1
D Q
Q
CLK = 0
D Q
Q
D
CLK
Q
![Page 33: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/33.jpg)
1: Circuits & Layout 33CMOS VLSI Design 4th Ed.
D Flip-flopWhen CLK rises, D is copied to QAt all other times, Q holds its valuea.k.a. positive edge-triggered flip-flop, master-slave flip-flop
Flop
CLK
D Q
D
CLK
Q
![Page 34: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/34.jpg)
1: Circuits & Layout 34CMOS VLSI Design 4th Ed.
D Flip-flop DesignBuilt from master and slave D latches
QMCLK
CLKCLK
CLK
Q
CLK
CLK
CLK
CLK
D
Latc
h
Latc
h
D QQM
CLK
CLK
![Page 35: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/35.jpg)
1: Circuits & Layout 35CMOS VLSI Design 4th Ed.
D Flip-flop Operation
CLK = 1
D
CLK = 0
Q
D
QM
QMQ
D
CLK
Q
![Page 36: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/36.jpg)
1: Circuits & Layout 36CMOS VLSI Design 4th Ed.
Race ConditionBack-to-back flops can malfunction from clock skew– Second flip-flop fires late– Sees first flip-flop change and captures its result– Called hold-time failure or race condition
CLK1
D Q1
Flop
Flop
CLK2
Q2
CLK1
CLK2
Q1
Q2
![Page 37: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/37.jpg)
1: Circuits & Layout 37CMOS VLSI Design 4th Ed.
Nonoverlapping ClocksNonoverlapping clocks can prevent races– As long as nonoverlap exceeds clock skew
We will use them in this class for safe design– Industry manages skew more carefully instead
φ1
φ1φ1
φ1
φ2
φ2φ2
φ2
φ2
φ1
QMQD
![Page 38: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/38.jpg)
1: Circuits & Layout 38CMOS VLSI Design 4th Ed.
Gate LayoutLayout can be very time consuming– Design gates to fit together nicely– Build a library of standard cells
Standard cell design methodology– VDD and GND should abut (standard height)– Adjacent gates should satisfy design rules– nMOS at bottom and pMOS at top– All gates include well and substrate contacts
![Page 39: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/39.jpg)
1: Circuits & Layout 39CMOS VLSI Design 4th Ed.
Example: Inverter
![Page 40: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/40.jpg)
1: Circuits & Layout 40CMOS VLSI Design 4th Ed.
Example: NAND3Horizontal N-diffusion and p-diffusion stripsVertical polysilicon gatesMetal1 VDD rail at topMetal1 GND rail at bottom32 λ by 40 λ
![Page 41: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/41.jpg)
1: Circuits & Layout 41CMOS VLSI Design 4th Ed.
Stick DiagramsStick diagrams help plan layout quickly– Need not be to scale– Draw with color pencils or dry-erase markers
c
AVDD
GND
Y
AVDD
GND
B C
Y
INV
metal1polyndiffpdiffcontact
NAND3
![Page 42: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/42.jpg)
1: Circuits & Layout 42CMOS VLSI Design 4th Ed.
Wiring TracksA wiring track is the space required for a wire– 4 λ width, 4 λ spacing from neighbor = 8 λ pitch
Transistors also consume one wiring track
![Page 43: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/43.jpg)
1: Circuits & Layout 43CMOS VLSI Design 4th Ed.
Well spacingWells must surround transistors by 6 λ– Implies 12 λ between opposite transistor flavors– Leaves room for one wire track
![Page 44: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/44.jpg)
1: Circuits & Layout 44CMOS VLSI Design 4th Ed.
32
40
Area EstimationEstimate area by counting wiring tracks– Multiply by 8 to express in λ
![Page 45: Lecture 1: Circuits & Layout - Harvey Mudd Collegepages.hmc.edu/harris/cmosvlsi/4e/lect/lect1.pdf · 1: Circuits & Layout CMOS VLSI Design 4th Ed. 2 Outline ... CMOS processes for](https://reader030.vdocuments.mx/reader030/viewer/2022020108/5aada1ee7f8b9a9c2e8e8f2d/html5/thumbnails/45.jpg)
1: Circuits & Layout 45CMOS VLSI Design 4th Ed.
Example: O3AISketch a stick diagram for O3AI and estimate area– ( )Y A B C D= + + i
AVDD
GND
B C
Y
D
6 tracks =48 λ
5 tracks =40 λ