final report on evm 24

Upload: naveen

Post on 08-Jul-2018

225 views

Category:

Documents


0 download

TRANSCRIPT

  • 8/19/2019 Final Report on Evm 24

    1/50

    ABSTRACT

    India is world’s largest democracy. Fundamental right to vote or simply voting in

    elections forms the asis of Indian democracy.

    In India all earlier elections a voter used to cast his vote y using allot paper. This is along! time"consuming process and very much prone to errors.

    This situation continued till election scene was completely changed y electronic votingmachine. #o more allot paper! allot o$es! stamping! etc. all this condensed into asimple o$ called allot unit of the electronic voting machine.

    Cell phone ased voting machine is capa le of saving considera le printing stationeryand transport of large volumes of electoral material. It is easy to transport! store! andmaintain. It completely rules out the chance of invalid votes. Its use results in reductionof polling time! resulting in fewer pro lems in electoral preparations! law and order!candidates% e$penditure! etc. and easy and accurate counting without any mischief at thecounting centre.

    &ur cell phone ased voting machine consists of microcontroller AT'() AT*+S,-! aT'F decoder C'**/0C! a memory storage device ((1R&'. T'F is sent to the

    microcontroller which is decoded y C'**/0C and the password is fed with the

    candidate num er. The ((1R&' is used to store the memory in case of power failure.

    This pro2ect is ased on assem ly language programming. The software platform used inthis pro2ect are 3eil u4ision5 and S1I16'5/.

  • 8/19/2019 Final Report on Evm 24

    2/50

    LIST OF TABLES TABLENO.

    TOPIC PAGE NO.

    -.- )ist of Components 5

    -.7 1ort - Configuration /

    -.5 1ort 5 Configuration *

    8.- Cost Analysis 5,

  • 8/19/2019 Final Report on Evm 24

    3/50

    )IST &F FI69R(S

  • 8/19/2019 Final Report on Evm 24

    4/50

  • 8/19/2019 Final Report on Evm 24

    5/50

    CONTENTSCONTENTS PageNo.Certificate

    (i)Acknow e!ge"ent(ii)A#$tract(iii)Li$t of Ta# e$(i%)Li$t of Fig&re$(%)

    C'a ter Introduction

    -"75

    C'a ter *

    )iterature Review78"7+

    C'a ter +

    1CB esigning50"5-

    =or:ing57

    Bloc: iagram55

    Circuit iagram58

    C'a ter , Cost Analysis 5, 1ro lem Faced < Trou leshooting

  • 8/19/2019 Final Report on Evm 24

    6/50

    C-APTER

    INTRO UCTION / CO0PONENTS INTRO UCTION The aim of our pro2ect is to design < develop a mo ile ased voting machine.In this pro2ect user can dial the specific num er from any land line or mo ile

    phone to cast his vote. &nce the user is connected to the voting machine he canenter his password < choice of vote. If he has entered a valid choice <

    password his vote will e caste with two short duration eeps. For invalid password>choice long eep will e generated. 9ser is allotted -, seconds toenter his password < choice. A reset utton is provided for resetting the system.A total :ey is provided to display the result.=e have also used non"volatile memory for storing all data. ((1R&' will

    preserve all information in case of power failure. In this pro2ect all informationis transmitted through T'F tones. The ma2or loc: < their functions aredescri ed in details elow.

    T0F ECO ERIn T'F decoder circuit we use IC **/0. IC **/0 converts the dual tones tocorresponding inary outputs.

    T0F SIGNALLING

    AC register signaling is used in T'F telephones! here tones rather thanma:e> rea: pulse are used for dialing! each dialed digit is uni?uely represented

    y a pair of sine waves tones. These tones @one from low group for row andanother from high group for column are sent to the e$change when a digit isdialed y pushing the :ey! these tone lies within the speech and of 500 to 5800

    ! and are chosen so as to minimiDe the possi ility of any valid fre?uency pair e$isting in normal speech simultaneously. Actually! this minimisator is made

    possi le y forming pairs with one tone from the higher group and the other from the lower of fre?uencies. A valid T'F signal is the sum of two tones!

    one from a lower group @ ;+/"+80 D and the other from a higher group@ -70+"-;;5 D . (ach group contains four individual tones. This scheme

  • 8/19/2019 Final Report on Evm 24

    7/50

    allows -0uni?ue

    com inations. Ten of these code represent digits - through + and 0. . tones inT'F dialing are so chose that none of the tones is harmonic of are other tone.

    Therefore is no change of distortion caused y harmonics. (ach tone is sent asalong as the :ey remains pressed. The T'F signal contains only onecomponent from each of the high and low group. This significantly simplifiesdecoding ecause the composite T'F signal may e separated with and pass

    filters into single fre?uency components! each of which may e handledindividually.

    CO0PONENTSLIST OF CO0PONENTS USE

    Sr. no E1&i "ent 2&antit3- IC AT*+S,- 'C -7 IC 'T**/0 ( -5 IC AT'() AT78C-; -

    8 4oltage Regulator /*0, -, 7 line )C display -; Transformer -/ Crystal &scillator 7* Switch 7+ )( 7-0 Resistors@-3E!-03E!8/

    :E!-003E!550:E!-0

    -- Capacitors@77pf!.- f!-0

    f!8/0 f!-000 f

    -/

    -7 iodes ,-5 'o ile Spea:er 1ort -

  • 8/19/2019 Final Report on Evm 24

    8/50

    CO0PONENT ESCRIPTION

    ) 0ICRO4CONTROLLER AT56S7

    FEATURES

    Compati le with 'CS",-G 1roducts

    83 Bytes of In"System 1rogramma le @IS1 Flash 'emoryH (ndurance-000 =rite>(rase Cycles

    8.04 to ,.,4 &perating Range

    Fully Static &peration 0 D to 55 ' D

    Three"level 1rogram 'emory )oc:

    -7* $ *" it Internal RA'

    57 1rogramma le I>& )ines

  • 8/19/2019 Final Report on Evm 24

    9/50

    Two -;" it Timer>Counters

    Si$ Interrupt Sources

    Full uple$ 9ART Serial Channel

    )ow"power Idle and 1ower"down 'odes

    Interrupt Recovery from 1ower"down 'ode

    =atchdog Timer

    ual ata 1ointer

    1ower"off Flag

    Fast 1rogramming Time

    Fle$i le IS1 1rogramming @Byte and 1age 'ode

    ESCRIPTION

    The AT*+S,- is a low"power! high"performance C'&S *" it microcontroller with 83 ytes of in"system programma le Flash memory. The device is manufactured using AtmelJs high"density non"volatile memorytechnology and is compati le with the industry" standard *0C,- instruction setand pin out.The on"chip Flash allows the program memory to e reprogrammed in"systemor y a conventional non"volatile memory programmer. By com ining a versatile *" it C19 with in"system programma le Flash on amonolithic chip! the Atmel AT*+S,- is a powerful microcontroller which

    provides a highly"fle$i le and cost"effective solution to many em edded controlapplications.

    The AT*+S,- provides the following standard features 83 ytes of Flash! -7* ytes of RA'! 57 I>& lines! =atchdog timer! two data pointers! two -;" it

  • 8/19/2019 Final Report on Evm 24

    10/50

    timer>counters! a five vector two"level interrupt architecture! a full duple$ serial port! on"chip oscillator! and cloc: circuitry. In addition! the AT*+S,- isdesigned with static logic for operation down to Dero fre?uency and supportstwo software selecta le power saving modes.

    The Idle 'ode stops the C19 while allowing the RA'! timer>counters! serial port! and interrupt system to continue functioning. The 1ower"down mode savesthe RA' contents ut freeDes the oscillator! disa ling all other chipfunctionsuntil the ne$t e$ternal interrupt or hardware reset.

    1I# &9T IA6RA' &F AT *+S,-PROCESSOR

    A processor is an electronic device capa le of manipulating data in a wayspecified y a se?uence of instructions.

    INSTRUCTIONSInstructions in a computer are inary num ers 2ust li:e data. ifferent num ers!

    when read and e$ecuted y a processor! cause different things to happen. Theinstructions are also called opcodes or machine codes. ifferent it patternsactivate or deactivate different parts of the processing core. (very processor hasits own instruction set varying in num er! it pattern and functionality. PROGRA0The se?uence of instructions is what constitutes a program. The se?uence of instructions may e altered to suit the application.

    ASSE0BL8 LANGUAGE

  • 8/19/2019 Final Report on Evm 24

    11/50

  • 8/19/2019 Final Report on Evm 24

    12/50

    pins! they are pulled high y the internal pull"ups and can e used as inputs. Asinputs! 1ort - pins that are e$ternally eing pulled low will source current @II)

    ecause of the internal pull"ups.

    Port *: 1ort 7 is an *" it idirectional I>& port with internal pull"ups. The 1ort 7output uffers can sin:>source four TT) inputs. =hen -s are written to 1ort 7 pins! they are pulled high y the internal pull"ups and can e used as inputs. Asinputs! 1ort 7 pins that are e$ternally eing pulled low will source current @II)

    ecause of the internal pull"ups. 1ort 7 emits the high"order address yte duringfetches from e$ternal program memory and during accesses to e$ternal datamemory that use -;" it addresses @'&4K L 1TR . In this application! 1ort 7uses strong internal pull"ups when emitting -s.

    Ta le -.7 1ort - Configuration

    Port +

    1ort 5 is an *" it idirectional I>& port with internal pull"ups. The 1ort 5 output uffers can sin:>source four TT) inputs. =hen -s are written to 1ort 5 pins!they are pulled high y the internal pull"ups and can e used as inputs. As

    inputs! 1ort 5 pins that are e$ternally eing pulled low will source current @II) ecause of the pull"ups. 1ort 5 receives some control signals for Flash programming and verification. 1ort 5 also serves the functions of variousspecial features of the AT*+S,-! as shown in the following ta le

  • 8/19/2019 Final Report on Evm 24

    13/50

    Ta le -.5 1ort 5 Configuration

    RSTReset input. A high on this pin for two machine cycles while the oscillator isrunning resets the device. This pin drives igh for +* oscillator periods after the=atchdog times out. The ISRT& it in SFR A9KR @address *( can e usedto disa le this feature. In the default state of it ISRT&! the R(S(T I6 outfeature is ena led.

    ALE=PROGAddress )atch (na le @A)( is an output pulse for latching the low yte of theaddress during accesses to e$ternal memory. This pin is also the program pulse

    input @1R&6 during Flash programming. In normal operation! A)( is emittedat a constant rate of ->; the oscillator fre?uency and may e used for e$ternaltiming or cloc:ing purposes. #ote! however! that one A)( pulse is s:ippedduring each access to e$ternal data memory. If desired! A)( operation can edisa led y setting it 0 of SFR location *( .

    PSEN1rogram Store (na le @1S(# is the read stro e to e$ternal program memory.=hen the AT*+S,- is e$ecuting code from e$ternal program memory! 1S(# isactivated twice each machine cycle! e$cept that two 1S(# activations ares:ipped during each access to e$ternal data memory. EA=9PP($ternal Access (na le. (A must e strapped to 6# in order to ena le thedevice to fetch code from e$ternal program memory locations starting at 0000up to FFFF . #ote! however! that if loc: it - is programmed! (A will e

  • 8/19/2019 Final Report on Evm 24

    14/50

    internally latched on reset. This pin also receives the -7"volt programmingena le voltage @411 during Flash programming.

    >TAL

    Input to the inverting oscillator amplifier and input to the internal cloc: operating circuit.

    >TAL*&utput from the inverting oscillator amplifier

    PROCESSOR ARC-ITECTURE

  • 8/19/2019 Final Report on Evm 24

    15/50

    ALU

  • 8/19/2019 Final Report on Evm 24

    16/50

    The Arithmetic )ogic 9nit @A)9 performs the internal arithmetic manipulationof data line processor. The instructions read and e$ecuted y the processor decide the operations performed y the A)9 and also control the flow of data

    etween registers and A)9.&perations performed y the A)9 are Addition ! Su traction ! #ot ! A# ! #A# ! &R ! #&R ! K&R ! Shift )eft>Right ! Rotate )eft>right ! Compare etc.Some A)9 supports 'ultiplication and ivision. &perands are generallytransferred from two registers or from one register and memory location to A)9data inputs. The result of the operation is the placed ac: into a givendestination register or memory location from A)9 output.

    REGISTERSRegisters are the internal storage for the processor. The num er of registersvaries significantly etween processor architectures.

    ?OR@ING REGISTERS

    Temporary storage during A)9 &perations and data transfers.

    IN E> REGISTERS

    1oints to memory addresses.

    STATUS REGISTERS

    Stores the current status of various flags denoting conditions resulting fromvarious operations.

    CONTROL REGISTERS

    Contains configuration its that affect processor operation and the operating

    modes of various internal su systems.

  • 8/19/2019 Final Report on Evm 24

    17/50

    0E0OR8

    'emory is used to hold data and program for the processor

    . SRA0

    4olatile! fast! low capacity! e$pensive! re?uires lesser e$ternal support circuitry.

    RA0

    4olatile! relatively slow! highest capacity needs continuous refreshing. encere?uire e$ternal circuitry.

    OTP RO0

    &ne time programma le! used for shipping in final products.

    EPRO0

    (rasa le programma le! 94 (rasing! 9sed for system development andde ugging.

    EEPRO0

    (lectrically erasa le and programma le! can e erased programmed in" circuit!9sed for storing system parameters.

    FLAS-

    (lectrically programma le < erasa le! large capacity! organiDed as sectors. BUSESA us is a physical group of signal lines that have a related function. Busesallow for the transfer of electrical signals etween different parts of the

    processor.1rocessor uses are of three types

    ata #&$

    A!!re$$ #&$

    Contro #&$

  • 8/19/2019 Final Report on Evm 24

    18/50

  • 8/19/2019 Final Report on Evm 24

    19/50

    PIN IAGRA0

    Fig #o. 1in iagram of C'**/0C

    PIN CONFIGURATION

    I#O #on"invertingI#H Inverting6S 6ain select4R(F Reference &utput 4oltage @nominally 4 >7I# Inhi its&SC5 igital uffered oscillator output1 1ower down&SC- Cloc: input&SC7 Cloc: output

    4SS #egative power supplyT&( Three"state output ena le @InputP- Three"state outputsP7! P5! P8 Tone pair receivedSt elayed Steering output(St (arly steering outputSt>6t Steering input>guard4 1ositive power supplyIC Internal connection

    +) AT0EL *,C

  • 8/19/2019 Final Report on Evm 24

    20/50

    FEATURES)ow"voltage and Standard"voltage &peration

    H 7./ @4CC Q 7./4 to ,.,4 H -.* @4CC Q -.*4 to ,.,4Internally &rganiDed -7* $ * @-3 ! 7,; $ * @73 ! ,-7 $ * @83 ! -078 $ *

    @*3 or 708* $ * @-;3

    7"wire Serial Interface

    Schmitt Trigger! Filtered Inputs for #oise Suppression

    Bi"directional ata Transfer 1rotocol

    -00 : D @-.*4! 7.,4! 7./4 and 800 : D @,4 Compati ility *" yte 1age @-3! 73 ! -;" yte 1age @83! *3! -;3 =rite 'odes

    1artial 1age =rites are Allowed

    Self"timed =rite Cycle @-0 ms ma$

    igh"relia ility

    H (ndurance - 'illion =rite Cycles

    H ata Retention -00 earsAutomotive 6rade and ($tended Temperature evices Availa le

    *"lead 1 I1! *"lead M( (C S&IC! *"lead 'A1 and *"lead TSS&1 1ac:ages

    ESCRIPTION

    The AT78C0-A>07>08>0*>-; provides -078>708*>80+;>*-+7>-;5*8 its of serialelectrically erasa le and programma le read"only memory @((1R&'organiDed as -7*>7,;>,-7>-078>708* words of * its each. The device isoptimiDed for use in many industrial and commercial applications where low"

    power and low"voltage operation are essential. The AT78C0-A>07>08>0*>-; isavaila le in space"saving *"pin 1 I1! *"lead M( (C S&IC! *"lead 'A1 and *"lead TSS&1 pac:ages and is accessed via a 7"wire serial interface.

    PIN IAGRA0

  • 8/19/2019 Final Report on Evm 24

    21/50

    Fig #o. 1in iagram of AT 78C-;

    PIN CONFIGURATIONA0 " A7 Address InputsS A Serial ataSC) Serial Cloc: Input=1 =rite 1rotect

    #C #o Connect6# 6round

    ,) 9OLTAGE REGULATOR

    FEATURES&utput current in ($cess of -.0 A

    #o e$ternal component re?uired

    Internal thermal overload protection

    Internal short circuit current limiting

    &utput transistor safe"area compensation

    &utput voltage offered in 7 and 8 tolerance

    Availa le I n surface mount 71A3 and standard 5"lead transistor pac:ages

    1revious commercial temperature range has een e$tended to a 2unctiontemperature range of "80 degree C to O-7, degree C.

    ESCRIPTION4oltage regulator ICs are availa le with fi$ed @typically ,! -7 and -,4 or varia le output voltages. The ma$imum current they can pass also rates them.

    #egative voltage regulators are availa le! mainly for use in dual supplies. 'ostregulators include some automatic protection from e$cessive current andoverheating @thermal protection . 'any of fi$ed voltage regulator ICs has 5leads. They include a hole for attaching a heat sin: if necessary.

  • 8/19/2019 Final Report on Evm 24

    22/50

    Figure #o. -., /*0, 4oltage Regulator

    7) LC ISPLA8This is the first interfacing e$ample for the 1arallel 1ort. =e will start withsomething simple. This e$ample doesn%t use the Bi"directional feature found onnewer ports! thus it should wor: with most! if not all 1arallel 1orts. These )C'odules are very common these days! and are ?uite simple to wor: with! as allthe logic re?uired to run them is on oard.

    Figure #o. -.* Schematic iagram of )C isplayCIRCUIT ESCRIPTION

  • 8/19/2019 Final Report on Evm 24

    23/50

    The )C panel%s (na le and Register Select is connected to the Control 1ort.The Control 1ort is an open collector > open drain output. =hile most 1arallel1orts have internal pull"up resistors! there is a few which don%t. Therefore yincorporating the two -03 e$ternal pull up resistors! the circuit is more porta le

    for a wider range of computers! some of which may have no internal pull upresistors.=e ma:e no effort to place the ata us into reverse direction. Therefore wehard wire the R>= line of the )C panel! into write mode. This will cause no

    us conflicts on the data lines. As a result we cannot read ac: the )C %sinternal Busy Flag which tells us if the )C has accepted and finished

    processing the last instruction. This pro lem is overcome y inserting :nowndelays into our program.The -0: 1otentiometer controls the contrast of the )C panel. #othing fancy

    here. As with all the e$amples! I%ve left the power supply out. ou can use a ench power supply set to ,v or use an on oard O, regulator. Remem er a fewde"coupling capacitors! especially if you have trou le with the circuit wor:ing

    properly.

    ) PO?ER SUPPL8

    Figure #o. -.-0 1ower Supply

    BRI GE RECTIFIER

    Bridge rectifier circuit consists of four diodes arranged in the form of a ridgeas shown in figure

    Figure #o. -.-- Bridge Rectifier OPERATION

  • 8/19/2019 Final Report on Evm 24

    24/50

    uring the positive half cycle of the input supply! the upper end A of thetransformer secondary ecomes positive with respect to its lower point B. Thisma:es 1oint- of ridge positive with respect to point 7. The diode - < 7

    ecome forward iased < 5 < 8 ecome reverse iased. As a result a current

    starts flowing from point-! through - the load < 7 to the negative end. uring negative half cycle! the point7 ecomes positive with respect to point-.iodes - < 7 now ecome reverse iased .Thus a current flow from point 7

    to point-.

    ) TRANSFOR0ER

    PRINCIPLE OF T-E TRANSFOR0ER

    Two coils are wound over a Core such that they are magnetically coupled. Thetwo coils are :nown as the primary and secondary windings.In a Transformer! an iron core is used. The coupling etween the coils is sourceof ma:ing a path for the magnetic flu$ to lin: oth the coils. A core as in fig.7 isused and the coils are wound on the lim s of the core. Because of high

    permea ility of iron! the flu$ path for the flu$ is only in the iron and hence theflu$ lin:s oth windings. ence there is very little lea:age flu$J. This termlea:age flu$ denotes the part of the flu$! which does not lin: oth the coils! i.e.!when coupling is not perfect. In the high fre?uency transformers! ferrite core isused. The transformers may e step"up! step"down! fre?uency matching! soundoutput! amplifier driver etc. The asic principles of all the transformers aresame.

    Figure 7.-7 Basic Forms of Transformer

  • 8/19/2019 Final Report on Evm 24

    25/50

    5) IO EThe diode is a p"n 2unction device. iode is the component used to control theflow of the current in any one direction. The diode widely wor:s in forward

    ias.

    Figure #o. -.-5 iode

    =hen the current flows from the 1 to # direction. Then it is in forward ias.The ener diode is used in reverse ias function i.e. # to 1 direction. 4isuallythe identification of the diodeUs terminal can e done y identifying hesilver> lac: line. The silver> lac: line is the negative terminal @cathode and theother terminal is the positive terminal @cathode .

    APPLICATIONiodes Rectification! free"wheeling! etc

    ener diode 4oltage control! regulator etc.

    Tunnel diode Control the current flow! sno ier circuit! etc

    6) RESISTORSThe flow of charge through any material encounters an opposing force similar in many respects to mechanical friction .this opposing force is called resistanceof the material .in some electric circuit resistance is deli erately introduced inform of resistor. Resistor used fall in three categories ! only two of which arecolor coded which are metal film and car on film resistor .the third category isthe wire wound type !where value are generally printed on the vitreous paintfinish of the component. Resistors are in ohms and are represented in 6ree: letter omega! loo:s as an upturned horseshoe. 'ost electronic circuit re?uireresistors to ma:e them wor: properly and it is o liviously important to find outsomething a out the different types of resistors availa le. Resistance ismeasured in ohms! the sym ol for ohm is an omega ohm. - ohm is ?uite smallfor electronics so resistances are often given in :ohm and 'ohm.Resistors used in electronics can have resistances as low as 0.- ohm or as highas -0 'ohm.

    Figure #o. -.-8 Sym ol of Resistance

  • 8/19/2019 Final Report on Evm 24

    26/50

    ;) CAPACITORSIn a way! a capacitor is a little li:e a attery. Although they wor: in completelydifferent ways! capacitors and atteries oth store electrical energy. If you have

    read ow Batteries =or:! then you :now that a attery has two terminals.Inside the attery! chemical reactions produce electrons on one terminal anda sor electrons at the other terminal.

    BASIC)i:e a attery! a capacitor has two terminals. Inside the capacitor! the terminalsconnect to two metal plates separated y a dielectric. The dielectric can e air!

    paper! plastic or anything else that does not conduct electricity and :eeps the plates from touching each other. ou can easily ma:e a capacitor from two

    pieces of aluminum foil and a piece of paper. It won%t e a particularly goodcapacitor in terms of its storage capacity! ut it will wor:.In an electronic circuit! a capacitor is shown li:e this

    Figure #o. -.-/ Sym ol of Capacitor

    =hen you connect a capacitor to a attery! hereJs what happens

    The plate on the capacitor that attaches to the negative terminal of the atteryaccepts electrons that the attery is producing.

    The plate on the capacitor that attaches to the positive terminal of the atteryloses electrons to the attery.

    Figure #o. -.-* Capacitor < Battery Connection

    TESTING

  • 8/19/2019 Final Report on Evm 24

    27/50

  • 8/19/2019 Final Report on Evm 24

    28/50

    C-APTER * LITERATURE RE9IE?

    PRE-ISTOR8: 5;,5In fact! it should have started with chapter "7! the invention of microprocessor.Intel introduced a single"chip processor! the 8008! in -+/-. It was a 8" itmicroprocessor! with whopping processing speed of -00 thousand operations

    per second! and was meant for an electronic calculator. There is a lot of 8" it processing in calculators! especially if the software is ased on BCarithmetics. )ater Intel introduced the *" itter *00* and it%s grown"up rother "the famous *0*0 @which then was perfected y an e$"Intel employee as ilog

    *0! one of the est *" it microprocessors of all times .In -+/;! Intel introduced its first microcontroller! *08*. It integrated the

    processing core with code and data memory and certain peripherals. The codememory was a -:B mas: R&' @defined y the last metallisation mas: duringthe chip processing or (1R&' @after all! Intel invented (1R&' ! the datamemory was ;8 ytes of RA' @including the *"level stac: and two pages of eight general purpose registers . Besides general"purpose I>& @see elow !

    peripherals included a timer and an e$ternal interrupt @plus the necessaryinterrupt system .

    Although the *08* is clearly an *" it architecture! it is said to e an ancestor of the 8" it 8008 rather than the *0*0. Also it is said to ear remar:a lesimilarities to Fairchild F* microprocessor. Today! it is hard to say whether something of this is true! ut one thing is sure! the *08* has a couple of strangefeatures. 9sing four of its general purpose input>output ports! and adding one or more *785"type chip " and the I>& e$pand into another four 8" it ports. Thise$pansion has not only support in the hardware " dedicated pins on *08* " utalso in the instruction set! having dedicated instructions for I>& operations@including A# and &R@V via the e$pander.

    The *08* already had a lot of useful features :nown well to *0,-"userse$ternal code memory supportN e$ternal data memory support @inherently only7,; ytes addressed indirectly y R0 and R- as there is no -; it pointer register such as the 1TR in *0,- " the *0,- inherited this *" it e$ternal dataaccess N ?uasi idirectional I>& ports. 'a$imum cloc: is --' D! ut aninstruction cycle ta:es -, oscillator cloc:s. The WAW version @advancedintroduced powerdown modeThere were multiple variations of the *08* around! mostly with differentnum ering! ut generally denoted as the 'CS"8* family. *08* itself denoted amas:"R&' part! */8* an (1R&' part " windowed @C(R I1 " erasa le for development! and unwindowed @1 I1 &T1. The romless part was a it

  • 8/19/2019 Final Report on Evm 24

    29/50

    surprisingly mar:ed *05, @pro a ly most of the parts sold as romless were partswith unusa le R&'! due to error in the WprogrammedW firmware . There was alow"cost version with reduced pin count and omitted some of the features as*07-! and versions with more R&' and RA' as *08+ @7:B R&'>-7*B RA'

    and *0,0 @8:B R&'>7,;B RA' N with R&'less versions as *05+ and *080Nand *08+ had also an (1R&' version */8+ @the funny thing is! that */8+ camein -+*-! one year after *0,->*/,- . *08*%s were second sourced y a num er of manufacturers! including #(C! Toshi a! and were cloned also ehind the theniron curtain in CDechoslova:ia @Tesla ' B*08*>*05, and 9SSR. Applicationspecific versions of *08* were also uilt ?uite early! with adding of various

    peripherals! such as *" it A C in *077 and a parallel" us slave interface in*08->*087.The 'CS"8* family was used in a ?uite wide range of applications. &ne of the

    first applications of *08* was in a gaming console @'agnavo$ &dyssey7 ! utthere were also more WseriousW applications! for e$ample in one of the first car engine WcomputeriDedW control units. But the iggest hit came when IB'decided to use *08* in its original 1C :ey oard. Although in the AT :ey oardIB' used the @presuma ly cheaper ;*0,! it used *087 as a co"processor on themain oard! communicating with the :ey oard. The *087 is still present inalmost each and every 1C even today! ut don%t search for a chip with W*087W onit " it is integrated in the chipset. It may come as a surprise to some ody! utthan:s to this fact the *08* with its derivatives is most pro a ly the mostwidespread microcontroller at all.As in the /0s there were no pdf"s and no world"wide we ! datasheets and other documentation is hardly availa le over the internet. I elieve Intel will give outa copy if one really wants it @there is a Wliterature re?uestW form at their WmuseumW pages . owever! there seems to e a couple of enthusiastic people!one of the maintaining a wonderful document called X6ro::ing the 'CS"8*SystemY at http >>home.mnet"online.de>al>mcs"8*>mcs"8*.pdf .

    5;7 : T-E CLASSICS

    In -+*0! Intel introduced the successor to *08*! the *0,-.Intel made sure that the transition from the already successful model will e assmooth as possi le. Architecturally! the *0,- is an e$tension to *08*. Almostevery feature and resource of *08* is present in *0,- in same or superior form.8:B R&' and -7*B RA' on chip. 1in compati ility was not maintained! ut itwas not a real issue. Software compati ility is not inarywise ut source"wise!

    ut that is also accepta le. The preliminary datasheet read W(nhanced 'CS"8*ArchitectureW.The e$tensions included code and data memory e$tended to ;8:B with

    appropriate support in instruction set and registers @ 1TR ! relative conditionaland unconditional 2umps @conditionals and M# were constrained within a

  • 8/19/2019 Final Report on Evm 24

    30/50

    7,;" yte page in *08* ! four register an:s instead of two! WunlimitedW stac: @*08* had stac: limited to -; ytes ! multiple and divide instructions. As for

    peripherals! second timer was added and oth were e$tended to -; its withmultiple modes @including *" it autoreload mode ! and an 9ART @which was a

    lu$ury that many lower"endmicrocontrollers didn%t have even a couple of years ago . The raw cloc: fre?uency did not increase considera ly! eing -7' D! ut an instruction cycleis -7 cloc:s now.Similarly to *08*! also the *0,- had variants! ut there was no cut"down Wlow"costW version @presuma ly ecause of the cost of R&'>RA' and the I180

    pac:age went low enough . The romless version was *05- and the (1R&'version was */,-. The We$tendedW version " *0,7 @with *057 and */,7 came 5years later and featured esides *:B R&' and 7,;B RA' also an e$tra -;" it

    timer. An unusual chip was the *0,7A "BASIC! which according to Intel wasWsoftware"onsilicon version of the *0,7 microcontroller with a BASICinterpreter on"chip in *3 R&'W. Thewhole family was eventually called 'CS",- and was manufactured in #'&S!since -+*; in C'&S.Intel provided all the needed initial tools and support with the *0,- " assem ler!application notes! e$ample software! in"circuit emulator. Some of the appnotesand software still can e found on Intel%s we pages and are of e$cellent ?uality.The asic datasheet set " du ed in the community as Wthe i leW " is still T (reference source of information on *0,- and its derivatives! even today.So! Intel did its 2o ! providing everything needed to ma:e *0,- successful! andthe rest is history.T-E BIR S ARE OUT OF T-E NESTSimilar to *08*! also the *0,- has een licensed to various manufacturersworldwide. Some of the early adopters include 1hilips! Signetics! ' S @'atraand Siemens. 'ost of these companies don%t e$ist any more! some have eenta:en over! others have een renamedN ut most of them still manufacture somederivative of *0,-.The licensees started to ma:e fully compati le models. #aturally! they too: over also the datasheets! for e$ample the W i leW is etter used in the 1hilipsversion! which is a ver atim copy of the Intel version! e$cept that it is a truesearcha le pdf! while the Intel is a scanned copy of paper document!unsearcha le. 'ore than that! the manufacturers too: over the annoying practiceof Intel to include in datasheets only the specific differences to the W i leW! veryconfusing for the new ies @ ut there are opinions on this! some of the usersconsider this arrangement

    etter than having huge datasheets containing all the XcommonY details . Themanufacturers pu lished their own appnotes! which all together form a huge

    :nowledge ase and code li rary! ut... due to competition it is scattered acrossthe manufacturers% sites! an another confusing fact for the new ies.

  • 8/19/2019 Final Report on Evm 24

    31/50

    )ater! the manufacturers rolled out their own derivatives and variants withvarying mar:ing " there is no real standard in it @although there are someidiosyncrasies present in the mar:ing of most manufacturers . All types of modifications descri ed in the following chapters were appliedN ut the

    compati ility to the original *0,- was usually maintained. This! together withthe availa ility of second"! third"!...!5,th"!..."source of *0,- is the true source of its immortality.E0BE E IN E0BE EIntel and the licensees soon realiDed that *0,- is a nice core that can eem edded in various ASIC chips to perform setup and control tas:s. Typically!the resources of the ASIC are mapped as e$ternal data memory! as if the ASICwould e connected to a conventional *0,- chip. This approach allows to use anunmodified core! which speeds up the chip development and decreases the

    chance for errorN also the ASIC could e read oard"prototyped in this formeasily.As an e$ample! Intel produced *0C,-S)! a descendant of *087. 1hilips has aline of *0,-" ased telete$t controllers. In a particular 9SB we camera! the chipinterfacing the CC and 9SB was controlled y an em edded *0,-. There are

    pro a ly much more e$amples around! ut most of them never get pu lic. Inspite of this! the *0,- in this form is produced pro a ly in much higher volumesthan as general"purpose microcontrollers.E>TRASBesides application"specific! also general purpose derivatives have eenintroduced y Intel and the licensees! with enhanced features and increased codeand data memories. In contrast with the ASICs mentioned a ove! these chipstend to implement the e$tra features in the core itself! accessed usually via e$traSFRs. This allows faster code as SFRs are accessed y all the instructions usingdirect addressing @mov! logic ! and some of them y the it"manipulationinstructions! too.&ne of the first such derivative y Intel was the *0C,-FA! which introduced the

    programma le counter array @1CA @and was a *0,7 otherwise . It was intendedfor automotive applications @ ra:e control . Soon! FB and FC continued! withmore and more code memory. *0C,-RA>RB>RC followed! with added Winternale$ternalW data memory. These were the asis for the today%s *+C,-R 7 Wsu "familyW! produced y 1hilips! Atmel @as e$"Temic ! SST and =in ond.FAT BO8S: 4BIT E>TENSIONS=hen the *0,- was accepted widely enough! some of the applications started togrow and soon re?uired more power than the *0,- even with enhancementscould provide. There were -;" it microcontrollers around @e.g. Intel had it%s*0C-+; line ! ut it seemed a good idea to provide a more natural migration

    path y creating a -;" it version of *0,-.

  • 8/19/2019 Final Report on Evm 24

    32/50

    Intel addressed the pro lem y introducing *0C7,-. It went all the way toachieve compati ility " it was a le to run *0,- inary code @ eing a le to switch

    to native -;" it 7,-"mode and had a pac:age pin"compati le with *0,-. It wasnot a ig success! most pro a ly for ad mar:et timing @although it is secondsourced y Temic>Atmel .1hilips on the other hand employed source"compati ility for its KA family!which seems to e ade?uate for most of the applications! where legacy code hasto e maintained or parallel development with *0,- is neededN and poses littleconstraint on the chip design itself.All in all! the -;" it versions of *0,- gained far less popularity than the *0,-and are less widespread.

    FLAS- FOR T-E 0ASSES

    In the +0s! Atmel introduced a derivative of *0,- with Flash code memory!ena ling fast erasure and reprogramming. It ena led to use the production"gradechip in development! and ena led the chips used in the product to ereprogrammed when upgrade or a ugfi$ was needed! cutting down costs. It

    rought down the *0,- to the masses " the small WgarageW companies andho yists. Besides that! Atmel introduced also *+C70,- with decreased pincount @and price .This was a smart move! the chip proved to e e$tremely

    popular in many small applications.Today! virtually all manufacturers produce *0,- derivatives with Flash! most of them a le to e programmed via some few"pin serial interface @called in"situ

    programming @IS1 ! S1I"style or 9ART"style and the higher"end versions alsoa le to reprogram themselves @in"application programming! IA1 . 'as:R&'and (1R&' " windowed or &T1 " seems to ecome e$tinct! at least in themainstream applications.

  • 8/19/2019 Final Report on Evm 24

    33/50

  • 8/19/2019 Final Report on Evm 24

    34/50

    a out -0 to -, minutes and is ta:en out when all the e$cess copper is removedfrom the 1.C.B.After etching! the 1.C.B. is :ept in clean water for a out half an hour in order toget 1.C.B. away from acidic! field! which may cause poor performance of the

    circuit. After the 1.C.B. has een thoroughly washed! paint is removed y soft piece of cloth dipped I thinner or tur ine. Then 1.C.B. is chec:ed as per thelayout! now the 1.C.B. is ready for use.

    SOL ERINGSoldering is the process of 2oining two metallic conductor the 2oint where twometal conductors are to e 2oin or fused is heated with a device called solderingiron and then as allow of tin and lead called solder is applied which melts andconverse the 2oint. The solder cools and solidifies ?uic:ly to ensure is good and

    dura le connection etween the 2ointed metal converting the 2oint solder also present o$idation.SOL ERING AN ESOL ERING TEC-I2UES:These are asically two soldering techni?ues.

    'anual soldering with iron.

    'ass soldering.

    *) ?OR@ING OF PRO ECT The wor:ing of this pro2ect is controlled y a microcontroller AT'() AT*+C,-and a T'F decoder C'**/0 is used for decoding :ey tones of cell phone and((1R&' is used for memory storage. The pro2ect wor:s in the following ways-. Switch on power supply.

    7. 'essage wait will appear on )C .

    5. Type Z77 followed with candidate num er to enter the vote where 77 is the password.

    8. If vote is casted then Xvote casted successfullyY on the )C < if not thenXinvalid vote try againY will appear.

    ,. To chec: the num er of vote press the utton on the 1CB and num er of votes of each candidate < total num er of vote will appear on )C .

    ;. A reset :ey is present to reset the microcontroller

    +) BLOC@ IAGRA0

  • 8/19/2019 Final Report on Evm 24

    35/50

    Figure #o. 5.- Bloc: iagram

    ,) CIRCUIT IAGRA0

  • 8/19/2019 Final Report on Evm 24

    36/50

  • 8/19/2019 Final Report on Evm 24

    37/50

    First pro lem that was in ma:ing the circuit of '(TR& TRAI#1R&T&T 1( that! it is difficult to match time with rotation of stepper motor <)C .

    Second pro lem is faced due to redundancy in handling the rotation of ST(11(R '&T&R

    =e have to ta:e e$tra care while soldering 7 line )C

    uring soldering! many of the connection ecome short c:td. So we desolder the connection and did soldering again.

    A leg of the crystal oscillator was ro:en during mounting. So it has to ereplaced.

    )( Us get damaged when we switched the supply so we replace it y thenew one.

    TROUBLES-OOT

    Care should e ta:en while soldering. There should e no shorting of 2oints.

    1roper power supply should maintain.

    1ro2ect should e handled with care since IC are delicate Component change and chec: again circuit

    C-APTER 7

  • 8/19/2019 Final Report on Evm 24

    38/50

    CONCULSION

    FUTURE SCOPE #um er of candidates could e increased y using other microcontroller.

    It could e interfaced with printer to get the hard copy of the result almostinstantly from the machine itself.

    It could also e interfaced with the personal computer and result could estored in the central server and its ac:up could e ta:en on the other ac:endservers.

    Again! once the result is on the server it could e relayed on the networ: tovarious offices of the election conducting authority. Thus our pro2ect couldma:e the result availa le any corner of the world in a matter of seconds

    AREA OF APPLICATIONSFast trac: voting which could e used in small scale elections! li:e resident

    welfare association! XpanchayatY level election and other society level elections.

    It could also e used to conduct opinion polls during annual share holdersmeeting.

    It could also e used to conduct general assem ly elections where num er of candidates are less than or e?ual to eight in the current situation.

    It is used in various T4 serials as for pu lic opinion.

    REFRENCES

  • 8/19/2019 Final Report on Evm 24

    39/50

    'uhammad Ali 'aDidi ! Manice 6illispie 'aDidi! Rolin . 'c:inlay.Second edition! XT ( *0,- 'ICR&CTR&))(R A# ('B( (

    S ST('Y3. M. Ayala. Third edition! XThe *0,- 'ICR&CTR&))(RY

    Tutorial on microcontroller

    www.*0,-pro2ects.net>microcontroller[tutorials>Tutorial on )C

    www.*0,-pro2ects.net>lcd"interfacing>

    ?EBSITESwww.atmel.com

    www.seimens.com

    www.howstuffwor:s.com

    www.alldatasheets.com

    www.efypro2ects.com

    www.google.com

    www.eci.gov.in>Audio[4ideoClips>presentation>(4'.ppt

    www.ra2asthan.net>election>guide>evm.htm

    www.indian"elections.com>electoralsystem>electricvotingmachine.html

    APPEN I>

    http://www.indian-elections.com/electoralsystem/electricvotingmachine.htmlhttp://www.indian-elections.com/electoralsystem/electricvotingmachine.html

  • 8/19/2019 Final Report on Evm 24

    40/50

    CO INGSOFT?ARE:4Zinclude\*0,-.h]Zinclude\intrpt.h]Zinclude\conio.h]Zinclude\stdio.h]Zinclude\delay.h]Zinclude\e7prom-;.h]Zinclude\lcd8 it.h]Zdefine T'F[1&RT 1-Zdefine T'F[R(A 15[BITS.B7Zdefine TI'(R0[I#T (T0

    Zdefine ()A - @;,,5; " ,0000Zdefine R(S(T[3( 17[BITS.B/void interrupt dtmf[isr@void Nvoid interrupt timer0[isr@void Nvoid on[ac:@void Nvoid off[ac:@void Nconst char msg[-^_ Q `W =()C&'( T& WbNconst char msg[7^_ Q `W '&BI)( 4&TI#6. WbNconst char msg[5^_ Q `W T&TA) 4&T( WbN

    const char msg[8^_ Q `WCA# I AT("- 4&T(WbNconst char msg[,^_ Q `WCA# I AT("7 4&T(WbNconst char msg[;^_ Q `WCA# I AT("5 4&T(WbNconst char msg[/^_ Q `WCA# I AT("8 4&T(WbN

  • 8/19/2019 Final Report on Evm 24

    41/50

    const char msg[*^_ Q `W#(= 4&T(R )I#(WbNconst char msg[+^_ Q `W1lease =ait.....WbNconst char msg[-0^_ Q `W Invalid 4ote WbNconst char msg[--^_ Q `WAs: to Try AgainWbN

    const char msg[-7^_ Q `W 4&T( CAST( WbNconst char msg[-5^_ Q `W S9CC(SSF9)) WbNconst char msg[-8^_ Q `WS ST(' R(S(T I# WbNconst char msg[-,^_ Q `W1R&C(SS 1)S =AITWbNunsigned char dtmf[data!dtmf[sts!page[add!data[add!data[statusNunsigned char 4oteTotal!4oteC-!4oteC7!4oteC5!4oteC8Nunsigned char ata-! ata7! ata5! ata8! ata,! ataCounterNunsigned int TimerNvoid main@

    1̀0 Q 0$ffN1- Q 0$ffN17 Q 0$ffN15 Q 0$ffN4oteTotal Q 0N4oteC- Q 0N4oteC7 Q 0N4oteC5 Q 0N4oteC8 Q 0NACK_SIGNAL = OFF;

    T'F[R(A Q NT'F[1&RT Q 0$ffNT'F[I#T Q 0N

    (T0 Q 0N(T- Q 0NTR0 Q 0Ndo`if@VR(S(T[3(`Timer Q ,0Nwhile@@Timer ] 0

  • 8/19/2019 Final Report on Evm 24

    42/50

  • 8/19/2019 Final Report on Evm 24

    43/50

    if@VT&TA)[3(`4oteC- Q 0N4oteC7 Q 0N

    4oteC5 Q 0N4oteC8 Q 0N4oteTotal Q 0Nfor@data[add Q 0Ndata[add \ -00Ndata[addOO`data[status Q read[eprom@0$00!data[add Nif@data[status QQ -`4oteC-OON

    4oteTotalOONbelseif@data[status QQ 7`4oteC7OON4oteTotalOONbelseif@data[status QQ 5`4oteC5OON4oteTotalOONb

  • 8/19/2019 Final Report on Evm 24

    44/50

    elseif@data[status QQ 8`4oteC8OON

    4oteTotalOONbbwr[lcd[cmd@)I#(- Nwr[lcd[data@WC- Q W Nwr[lcd[data@4oteC- Nwr[lcd[data@W! C7 Q W Nwr[lcd[data@4oteC7 Nwr[lcd[cmd@)I#(7 N

    wr[lcd[data@WC5 Q W Nwr[lcd[data@4oteC5 Nwr[lcd[data@W! C8 Q W Nwr[lcd[data@4oteC8 NTimer Q -00Nwhile@Timer Nwr[lcd[cmd@)I#(- Nwr[lcd[data@msg[5^mi_ Nwr[lcd[cmd@)I#(7 Nwr[lcd[data@4oteTotal NTimer Q ,0Nwhile@Timer Nbif@dtmf[sts QQ -`dtmf[sts Q 0Nbbwhile@@Timer ] 0

  • 8/19/2019 Final Report on Evm 24

    45/50

    `if@dtmf[sts QQ -`dtmf[sts Q 0N

    ata, Q dtmf[dataNataCounterOON

  • 8/19/2019 Final Report on Evm 24

    46/50

    bbif@ ataCounter QQ ,`

    if@@ ata- QQ -7

  • 8/19/2019 Final Report on Evm 24

    47/50

    bbif@@ ataCounter ] 0

  • 8/19/2019 Final Report on Evm 24

    48/50

    off[ac:@ NB9 (R Q B9 (R[&FFNbelse

    ẁr[lcd[cmd@)I#(- Nwr[lcd[data@msg[-7^_ Nwr[lcd[cmd@)I#(7 Nwr[lcd[data@msg[-5^_ Noff[ac:@ NTimer Q ,0Nwhile@Timer Nb

    bwr[lcd[cmd@)I#(- Nwr[lcd[data@msg[-^_ Nwr[lcd[cmd@)I#(7 Nwr[lcd[data@msg[7^_ Nbwhile@- Nbvoid interrupt timer0[isr@void`if@Timer ] 0`Timer""N

  • 8/19/2019 Final Report on Evm 24

    49/50

  • 8/19/2019 Final Report on Evm 24

    50/50

    void off[ac:@void`unsigned char i!2Nfor@iQ0Ni\7,,NiOO

    for@2Q0N2\,0N2OO Nfor@iQ0Ni\7,,NiOO`for@2Q0N2\/0N2OO NAC3[SI6#A) Q AC3[SI6#A)NbAC3[SI6#A) Q &FFNfor@iQ0Ni\7,,NiOOfor@2Q0N2\,0N2OO N

    for@iQ0Ni\7,,NiOO`for@2Q0N2\/0N2OO NAC3[SI6#A) Q AC3[SI6#A)NbAC3[SI6#A) Q &FFNb