faculty development programme on soc design using open ......“soc design using open source eda...

Electronics & ICT Academy (Under Ministry of Electronics and Information Technology (MeitY), Govt. of India) Indian Institute of Technology Guwahati, Guwahati,Assam, Pin 781039 Phone: +91-361-2583182/3009, +91-7086502139. Email: [email protected],[email protected] Faculty Development Programme on “SoC Design using Open Source EDA Tools" Day 1 Aim: To study various components of RISC-V microprocessor based SoC and review all components using MAGIC Layout tool (Theory – 2 hours, Lab – 4 hours) Brief introduction RISC-V ISA Overview of RISC-V based micro-processor and its related SoC Overview of QFN48 package, pads, macros and memory in MAGIC Idea of chip-planning, aspect ratio, utilization factor, power planning, decoupling capacitor, pads/memory and macro placement Day 2 Aim: To study the importance of standard cell library and design & characterize one cell using MAGIC Layout tool and ngSPICE for SPICE simulations (Theory – 3 hours, Lab – 3 hours) Pros and cons of good-bad floorplan Introduction to lab to create floorplan for small design, which will be covered in detail on Day 4) System-on-Chip (SoC) planning and design concepts overview Physical design overview Why Libraries are called the soul and heart of semi-conductor industry? Standard cells library overview Day 3 Aim: To do pre-layout timing analysis of SoC using OpenSTA, chip planning using MAGIC and block-level placement/routing using qflow RTL2GDS opensource EDA toolchain (Theory – 2 hours, Lab – 4 hours) Art of layout – Stick diagram + Euler’s path using MAGIC Characterization of important parameters using ngSPICE Introduction to 16-Mask CMOS process and its significance to chip design flow Logic synthesis and high fanout net synthesis interactive tutorial using Yosys opensource synthesis tool Day 4 Aim: To do hierarchical placement/routing using pads and blocks, and perform sign-off checks viz. LVS/DRC using Magic (Theory – 1 hour, Lab – 5 hours) Introduction to static timing analysis and the related Industry standard reporting formats Pre-layout timing analysis of a design using OpenSTA opensource STA tool, which includes setup timing analysis for reg2reg and IO

Upload: others

Post on 15-Jul-2020

8 views

Category:

Documents

0 download

Report

Download

Embed Size (px):

TRANSCRIPT

Page 1: Faculty Development Programme on SoC Design using Open ......“SoC Design using Open Source EDA Tools" Day 1 Aim: To study various components of RISC-V microprocessor based SoC and

Electronics & ICT Academy (Under Ministry of Electronics and Information Technology (MeitY), Govt. of India)

Indian Institute of Technology Guwahati , Guwahati ,Assam, Pin 781039

Phone: +91-361-2583182/3009 , +91-7086502139. Email : eictacad @iitg . ac . in ,eictacad @gmail .com

Faculty Development Programme on

“SoC Design using Open Source EDA Tools"

Day 1

Aim: To study various components of RISC-V microprocessor based SoC and review all components using

MAGIC Layout tool (Theory – 2 hours, Lab – 4 hours)

Brief introduction RISC-V ISA

Overview of RISC-V based micro-processor and its related SoC

Overview of QFN48 package, pads, macros and memory in MAGIC

Idea of chip-planning, aspect ratio, utilization factor, power planning, decoupling capacitor,

pads/memory and macro placement

Day 2

Aim: To study the importance of standard cell library and design & characterize one cell using MAGIC

Layout tool and ngSPICE for SPICE simulations (Theory – 3 hours, Lab – 3 hours)

Pros and cons of good-bad floorplan

Introduction to lab to create floorplan for small design, which will be covered in detail on Day 4)

System-on-Chip (SoC) planning and design concepts overview

Physical design overview

Why Libraries are called the soul and heart of semi-conductor industry?

Standard cells library overview

Day 3

Aim: To do pre-layout timing analysis of SoC using OpenSTA, chip planning using MAGIC and block-level

placement/routing using qflow RTL2GDS opensource EDA toolchain (Theory – 2 hours, Lab – 4 hours)

Art of layout – Stick diagram + Euler’s path using MAGIC

Characterization of important parameters using ngSPICE

Introduction to 16-Mask CMOS process and its significance to chip design flow

Logic synthesis and high fanout net synthesis interactive tutorial using Yosys opensource

synthesis tool

Day 4

Aim: To do hierarchical placement/routing using pads and blocks, and perform sign-off checks viz.

LVS/DRC using Magic (Theory – 1 hour, Lab – 5 hours)

Introduction to static timing analysis and the related Industry standard reporting formats

Pre-layout timing analysis of a design using OpenSTA opensource STA tool, which includes setup

timing analysis for reg2reg and IO

Page 2: Faculty Development Programme on SoC Design using Open ......“SoC Design using Open Source EDA Tools" Day 1 Aim: To study various components of RISC-V microprocessor based SoC and

Electronics & ICT Academy (Under Ministry of Electronics and Information Technology (MeitY), Govt. of India)

Indian Institute of Technology Guwahati , Guwahati ,Assam, Pin 781039

Phone: +91-361-2583182/3009 , +91-7086502139. Email : eictacad @iitg . ac . in ,eictacad @gmail .com

Faculty Development Programme on

“SoC Design using Open Source EDA Tools"

Introduction to clock tree synthesis (CTS) and its related checks viz. skew, latency, pulse-width,

duty cycle

Placement/Routing/CTS of a design using qflow opensource RTL2GDS tool

Perform CTS quality and routing quality checks using OpenSTA

Day 5

Aim: To perform post-layout timing analysis using OpenSTA and engineering change order (ECO) using

Tritonsizer (Theory - 3 hours, Lab – 3 hours)

Full chip integration using MAGIC for a design with blocks and pads.

Revise floorplan from Day 2

Populate layout from library manager in MAGIC, select digital core block and additional pads

Arrange pads and create a pad-frame hierarchy

Project work using SiFive E31 RISC-V design blocks

USING OPEN SOURCE SOFTWARE (OSS) TO … · · 2018-02-08of school personnel to embrace the time and effort required ... Open Source Software ... A manual for use of the SoC Questionnaire

Open Business Models using Open Source

Jcis 2015-Towards Assessing Open Source Communities' Health using SOC Concepts

SoC Subsystem A cceleration using Application-Specific Processors (ASIPs)

SOC DESIGN VERIFICATION USING 3RD PARTY IPS CHALLENGES ... · 1 | dvclub | soc design verification using 3rd party ip’s –challenges and guidelines | june18 2015 soc design verification

SoC/SoPC development using MDD and MARTE proﬁle · SoC/SoPC development using MDD and MARTE proﬁle ... a PIM – Platform Independent Model – representing the application is

Abstract RTOS Modelling for Multi-Processor SoC using SystemC

Designing Video Streaming Systems Using Zynq-7000 AP SoC

Efficient Hardware Acceleration on SoC- FPGA using OpenCLschaferb/darclab/publications/fyp/201… · Efficient Hardware Acceleration on SoC- FPGA using OpenCL Susmitha Gogineni 30th

Simplifying SoC Verification using a Generic Approach Verilab are simplifying SoC verification A self generating eVC for generic SoC verification •Provides automatic bus verification

Gsm based m2 m system design & implementation using p soc

SOA using Open ESB, SOA using Open ESB, BPEL, and NetBeans

· NTC soc SBC sec sac SBC OBC OPEN sac OPEN sc sc OPEN SBC sec OPEN oac OPEN ogc OPEN osc oec OBC OPEN OPEN OPEN OPEN 03/06/2004 04/06/2004 09toe»'2004

Prototyping RISC-V Based Heterogeneous ... - open SoC platform

Silicon Compilation using CADENCE SOC Encounter

Open Source in SOC - Berghem-in-the-Middle ETS · 1/13/2019 · Open Source in SOC @ Hackers Eat Pizza 13-01-2019 •Master Server •Elasticsearch, Logstash, Kibana, Curator, Elastalert,

Effectively using SOC 1, SOC 2, and SOC 3 reports ... - KPMG · Effectively using SOC 1, SOC 2, and SOC 3 reports for increased assurance over outsourced operations kpmg.com

High Performance SoC Design Using Magnetic …dl.ifip.org/db/conf/vlsi/vlsisoc2011s/ZhaoTCBZGSLKERC11.pdfHigh Performance SoC Design using Magnetic Logic and Memory Weisheng Zhao1,

Early Stage Real-Time SoC Power Estimation Using RTL ...act.buaa.edu.cn/jianlei/paper/aspdac15_power.pdfEarly Stage Real-Time SoC Power Estimation Using RTL Instrumentation∗ Jianlei

SOC verification using SV

Estimation of SoC using SVM regression technique for an ...Estimation of SoC using SVM regression technique for an Efficient Electric Vehicle Battery Management System using c-RIO

Agile SoC Development with Open ESP : Invited Paper

SoC Agile Development Using Intel® CoFluent™ …computer.ieeesiliconvalley.org/wp-content/uploads/sites/...SoC Agile Development Using Intel® CoFluent Studio and Wind River Simics

Using Linux on the DE1-SoC - Cornell Engineering · PDF fileUsing Linux on the DE1-SoC ... DE1-SoC development board containing the Cyclone V SoC device. It describes how to boot up

Und Soc W2 Lung Function Using NDD Easy on PC

Early Stage Real-Time SoC Power Estimation Using RTL ...act.buaa.edu.cn/jianlei/paper/aspdac15-power.pdf · Early Stage Real-Time SoC Power Estimation Using RTL ... PTPX Post-Silicon

DMA Controller for LEON3 SoC: s Using AMBA

Managing Security and External Service Providers using SOC …felaban.s3-website-us-west-2.amazonaws.com/memorias/archivo... · Operational controls SOC 1 SOC 2 SOC 3 Detailed report

SOC DESIGN FOR OBSTACLE AVOIDING ROBOT USING VLSI

Using Embedded FPGAs for SoC Yield Improvement

AN4991, Power management of Xilinx AP SoC using NXP PMIC

Studying an SoC with Virtual Self-timed Blocks using

Co-Designing Accelerators and SoC Interfaces using gem5-Aladdinshao/papers/shao2016-micro.pdf · Co-Designing Accelerators and SoC Interfaces using gem5-Aladdin Yakun Sophia Shaox

Accelerated SOC Verification Using UVM … SOC Verification Using UVM Methodology for a Mixed-Signal Low Power Design Giuseppe Scata –Texas Instruments ([email protected]) Ashwini Padoor

Improving Stress Quality for SoC Using Faster-than-At-Speed ......ing Stress Quality for SoC Using Faster-than-At-Speed Execution of Functional Programs. VLSI-SoC: VLSI-SoC: System-on-Chip