f-1-3 low contrast motion capturing vis ion sensor with

2
Low Contrast Motion Capturing Vision Sensor with Crystalline Oxide Semiconductor FET-based In-Pixel Threshold Voltage Compensation Circuit S. Maeda 1 , T. Ohmaru 1 , H. Inoue 1 , T. Nakagawa 1 , Y. Kurokawa 1 , T. Ikeda 1 , Y. Suzuki 1 , N. Yamade 1 , H. Miyairi 1 , M. Ikeda 2 , and S. Yamazaki 1 1 Semiconductor Energy Laboratory Co., Ltd., 398 Hase, Atsugi, Kanagawa, 243-0036, Japan Phone: +81-46-248-1131 E-mail: [email protected] 2 The University of Tokyo, 2-11-16 Yayoi, Bunkyo-ku, Tokyo, 113-0032, Japan Abstract To improve uniformity between pixels in a vision sensor with a motion capturing function, an in-pixel threshold voltage (V th ) compensation circuit employs c-axis aligned crystalline oxide semiconductor (CAAC-OS) FETs. The vision sensor shows that this configuration reduces fixed pattern noise of the vision sensor by 16.2% and offers a 2.05-fold improvement in motion-capturing sensitivity. 1. Introduction Utilizing the extremely low off-state current of crystalline oxide semiconductor FETs, mainly c-axis aligned crystalline oxide semiconductor (CAAC-OS) FETs[1], an electronic global shutter image sensor was proposed[2,3]. A motion capturing vision sensor that has nonvolatile analog memory comprising a CAAC-OS FET in each pixel was also proposed[4]. The vision sensor achieves motion capturing by storing captured data of a reference frame in the nonvolatile analog memory in the pixel and calculating a difference between the reference frame and the current frame in the pixel, then judging the difference in a motion detector based on a reference level. To detect a slight differnce in low contrast, a range of the reference level in a motion detector should be narrow. Therefore, motion capturing-sensitivity highly depends on pixel uniformity. Complete correlated double sampling (CDS) is not available for the vision sensor with motion capturing function because it stores the data in a reference frame in the pixel. In this study, the motion capturing vision sensor is redesigned to improve motion capturing-sensitivity by employing a circuit for compensating the threshold voltage (V th ) of an amplifier transistor in each pixel. 2. Circuit Design The vision sensor consists of a pixel array, a row driver, a column driver, an A/D converter and a motion detector. The motion detector and an A/D converter operate exclusively; therefore, the vision sensor can perform both motion capturing and normal capturing. The configuration of a pixel circuit with a V th compensation circuit in the vision sensor and its operation timing diagram are shown in Fig. 1. In the pixel circuit, the V th compensation circuit is achieved by adding two transistors and two capacitors to the pixel circuit of the motion capturing vision sensor fabricated in [4]. The V th compensation of the pixel circuit is described as follows. First in T1a, the voltage of the capacitor C4 is initialized by setting VPO at V POH and BR at V BRH . In T2a, the voltage of the node AG is discharged until it reaches to (V POH + V th_M4 ), where V th_M4 is the threshold voltage of the transistor M4. Here, V POH is the pixel output when there is no differential data in the pixel, i.e., the reference output level. In this case, the voltage of the node FD (V FD ) and the voltage of the node AG (V AG ) are set at initial voltage V FD0 and V AG0 , respectively. In T3a, AG is set in a floating state and V th_M4 is retained in the capacitor C4. Finally, in T4a, the V th compensation is completed. In the case where the transistor M4 is used as a source follower circuit, pixel output voltage equals (V AG V th ). Here, V AG equals {V AG0 + α(V FD V FD0 )}, where α is a coupling coefficient. Therefore, the pixel output voltage equals {V AG0 V th_M4 + α(V FD V FD0 )}, or {V POH + α(V FD V FD0 )}, which does not depend on V th_M4 . All the in-pixel transistors are CAAC-OS FETs; therefore, V th data can be retained for a long time and the V th compensation in each frame is not required. Fig. 1 V th compensation pixel circuit (A) and operation timing (B). (B) VPR VPD PR TX W PSW AZ SE BR C1 C2 C3 VPI VPO C4 M1 M2 M3 M7 M6 M4 M5 M8 FDD FD AG AS PIXOUT V t h c o m p e n c a t i o n C i r c u i t P i x e l c i r c u i t (A) FDD FD AG AS PIXOUT SE PR TX W BR VPO AZ PSW V AG0 =V POH +V th V FD =V FD0 V POH T1a T2a T3a T4a V PR V PR -V A V FD =V FD0 V POL V PR -V A V PD V PR V PD +αV A (c) Target frame (no difference) (b) Reference frame (a) V th compensation T1b T2b T3bT4b T5b T1c T2c T3c T4c V B RH V B RL V PR V PD +αV A V AG =V AG0 +α(V FD0 -V FD ) V AS =V POH +α(V FD0 -V FD ) V FD =V PD +α(V A -V B ) V PR -V B (d) Target frame (difference) T1d T2d T3d T4d Extended Abstracts of the 2015 International Conference on Solid State Devices and Materials, Sapporo, 2015, - 810 - F-1-3 pp810-811

Upload: others

Post on 30-Jul-2022

3 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: F-1-3 Low Contrast Motion Capturing Vis ion Sensor with

Low Contrast Motion Capturing Vision Sensor with Crystalline Oxide Semiconductor FET-based In-Pixel Threshold Voltage Compensation Circuit

S. Maeda1, T. Ohmaru1, H. Inoue1, T. Nakagawa1, Y. Kurokawa1, T. Ikeda1,

Y. Suzuki1, N. Yamade1, H. Miyairi1, M. Ikeda2, and S. Yamazaki1

1Semiconductor Energy Laboratory Co., Ltd., 398 Hase, Atsugi, Kanagawa, 243-0036, Japan

Phone: +81-46-248-1131 E-mail: [email protected] 2The University of Tokyo, 2-11-16 Yayoi, Bunkyo-ku, Tokyo, 113-0032, Japan

Abstract

To improve uniformity between pixels in a vision sensor with a motion capturing function, an in-pixel threshold voltage (Vth) compensation circuit employs c-axis aligned crystalline oxide semiconductor (CAAC-OS) FETs. The vision sensor shows that this configuration reduces fixed pattern noise of the vision sensor by 16.2% and offers a 2.05-fold improvement in motion-capturing sensitivity.

1. Introduction

Utilizing the extremely low off-state current of crystalline oxide semiconductor FETs, mainly c-axis aligned crystalline oxide semiconductor (CAAC-OS) FETs[1], an electronic global shutter image sensor was proposed[2,3]. A motion capturing vision sensor that has nonvolatile analog memory comprising a CAAC-OS FET in each pixel was also proposed[4]. The vision sensor achieves motion capturing by storing captured data of a reference frame in the nonvolatile analog memory in the pixel and calculating a difference between the reference frame and the current frame in the pixel, then judging the difference in a motion detector based on a reference level. To detect a slight differnce in low contrast, a range of the reference level in a motion detector should be narrow. Therefore, motion capturing-sensitivity highly depends on pixel uniformity. Complete correlated double sampling (CDS) is not available for the vision sensor with motion capturing function because it stores the data in a reference frame in the pixel.

In this study, the motion capturing vision sensor is redesigned to improve motion capturing-sensitivity by employing a circuit for compensating the threshold voltage (Vth) of an amplifier transistor in each pixel.

2. Circuit Design

The vision sensor consists of a pixel array, a row driver, a column driver, an A/D converter and a motion detector. The motion detector and an A/D converter operate exclusively; therefore, the vision sensor can perform both motion capturing and normal capturing.

The configuration of a pixel circuit with a Vth compensation circuit in the vision sensor and its operation timing diagram are shown in Fig. 1. In the pixel circuit, the Vth compensation circuit is achieved by adding two transistors and two capacitors to the pixel circuit of the motion capturing vision sensor fabricated in [4]. The Vth compensation of the pixel circuit is described as follows. First in T1a, the voltage of the capacitor C4 is initialized by

setting VPO at VPOH and BR at VBRH. In T2a, the voltage of the node AG is discharged until it reaches to (VPOH + Vth_M4), where Vth_M4 is the threshold voltage of the transistor M4. Here, VPOH is the pixel output when there is no differential data in the pixel, i.e., the reference output level. In this case, the voltage of the node FD (VFD) and the voltage of the node AG (VAG) are set at initial voltage VFD0 and VAG0, respectively. In T3a, AG is set in a floating state and Vth_M4 is retained in the capacitor C4. Finally, in T4a, the Vth compensation is completed.

In the case where the transistor M4 is used as a source follower circuit, pixel output voltage equals (VAG − Vth). Here, VAG equals {VAG0 + α(VFD − VFD0)}, where α is a coupling coefficient. Therefore, the pixel output voltage equals {VAG0 − Vth_M4 + α(VFD − VFD0)}, or {VPOH + α(VFD − VFD0)}, which does not depend on Vth_M4. All the in-pixel transistors are CAAC-OS FETs; therefore, Vth data can be retained for a long time and the Vth compensation in each frame is not required.

Fig. 1 Vth compensation pixel circuit (A) and operation timing (B).

(B)

VPR

VPD

PR

TXW

PSW

AZ

SE

BR

C1

C2

C3

VPI

VPO

C4

M1

M2 M3

M7

M6

M4

M5

M8

FDDFD

AG

AS

PIXOUT

Vth compencation CircuitPixel circuit(A)

FDD

FD

AG

AS

PIXOUT

SE

PR

TX

W

BR

VPO

AZ

PSW

VAG0=VPOH+Vth

VFD=VFD0

VPOH

T1a T2a T3a T4a

VPR VPR-VA

VFD=VFD0

VPOL

VPR-VA

VPD

VPR

VPD+αVA

(c) Target frame(no difference)

(b) Reference frame(a) Vth compensation

T1b T2b T3bT4b T5b T1c T2c T3c T4c

VBRH VBRL

VPR

VPD+αVA

VAG

=VAG0

+α(VFD0

-VFD

)

VAS

=VPOH

+α(VFD0

-VFD

)

VFD=VPD+α(VA-VB)

VPR

-VB

(d) Target frame(difference)

T1d T2d T3d T4d

Extended Abstracts of the 2015 International Conference on Solid State Devices and Materials, Sapporo, 2015,

- 810 -

F-1-3pp810-811

Page 2: F-1-3 Low Contrast Motion Capturing Vis ion Sensor with

Motion capturing operation[4] is described in Figs. 1B(b) to 1B(d). First, in the reference frame, during the exposure time (T2b), charge coresponding to the intensity of light is accumulated in the node FDD while VFD is fixed to VFD0. On the other hand, in the target frame, during the exposure time (T2c or T2d), FD is in a floating state. Accordingly, when data of the target frame are the same as the data of the reference frame, VFD is retured to the initial voltage VFD0 after capturing, and the pixel output level is the same as the reference output level (T4c). In contrast, when the data of the target frame are different from the data of the reference frame, VFD is changed from VFD0 dpending on the differential data, and the pixel output level is different from the reference output level (T4d). The motion detector compares the pixel output level with the reference voltage ranging from VREF+ to VREF− using comparators. When the pixel output level exceed the reference voltage, it outputs a 1-bit motion trigger.

3. Measurement Results

The vision sensors are fabricated with and without a Vth compensation circuit in the pixel by CAAC-OS FET/Si FET hybrid process. The specifications of the vision sensor are listed in Table I.

Fig. 2A shows the histogram of 8-bit A/D converted output values of all the pixels with various VFD. The histograms indicate that the uniformity of pixel output of the vision sensor with the Vth compensation circuit is increased at each output value. The standard deviation between the pixels at each output value is calculated from Fig. 2A. The Vth compensation circuit reduces variation between the pixels by 1.39 at 120 of the output value, for example. Please note that it is confirmed that output gain variation of the vision sensor is increased by 37.8% compared with the vision sen-sor without the Vth compensation circuit due to the increase in the number of pixel transistors and capacitance variation, and that the output offset variation is reduced by 22.2%. Furthermore, FPN of the vision sensor with the Vth compen-sation circuit is confirmed to be reduced by 16.2%.

The motion capturing accuracies in the vision sensors with and without the Vth compensation circuits are compared. We measure the closest values of VREF+ and VREF− at a certain reference output level in a condition where the motion de-tector does not output the motion trigger. Here, as ∆VREF (= VREF+ − VREF−) becomes smaller, the motion detector can detect even a slight difference and can reduce detection er-rors, which means the higher sensitivity. Fig. 2B shows the results. At 120 of the output value, for example, the Vth compensation circuit reduces ∆VREF from 200 mV to 97.5 mV. This offers a 2.05-fold improvement in capturing sensitivity.

Fig. 3 shows the motion capturing results when a target object of the reference frame is a blank sheet and a target object of the target frame is a character-printed sheet. Here, we show results of the experiments using sheets with printed characters “A” of different depths of colors as target objects. It is clear that the vision sensor with Vth compensation cir-cuit can detect a slight difference due to improvement in capturing sensitivity.

Please note that the amount of variation between the pixels after one hour from Vth compensation is confirmed to be approximately 8%. That is, if Vth compensation is repeated very infrequently, for example, once every few hours, the Vth compensation effect can be maintained parmanently. This is due to retention of the voltage of the capacitor using the extremely low off-state current of the CAAC-OS FET.

Fig. 2 Output distribution of all pixels (A) and motion capturing

range ΔVREF in average output value of all pixels (B).

Fig. 3 Comparison of motion capturing

with and without Vth compensation. 4. Conclusion We have proposed in-pixel Vth compensation circuit for the vision sensor. This configuration reduces FPN of the vision sensor by 16.2% and offers a 2.05-fold improvement in motion-capturing sensitivity. Consequently, the vision sen-sor can capture the motion even when the object is changed slightly.

Table I Specifications of vision sensor.

References [1] K. Kato et al., Jpn. J. Appl. Phys. 51 (2012) 021201. [2] T. Aoki et al., Dig. Symp. VLSI Circuits (2011) 174. [3] S. Yoneda et al., Ext. Abst. SSDM (2014) 988. [4] T. Ohmaru et al., ISSCC Dig. Tech. Papers (2015) 118

(A) (B)

0

1,000

2,000

3,000

4,000

5,000

6,000

0 15 30 45 60 75 90 105

120

135

150

165

180

195

210

225

240

255

# o

f pix

els

output value of all pixels

0

50

100

150

200

250

0 15 30 45 60 75 90 105

120

135

150

165

180

195

210

225

240

255

⊿VR

EF[m

V]

average output value of all pixels

w/o Vth compensation circuit

w/ Vth compensation circuit

w/o Vth compensation circuitw/ Vth compensation circuit 200 mV

97.5 mV

Capturedimage

Waveform in motion capturingw/o V th compensation circuit w/ V th compensation circuit

0 0.01 0.02 0.03 0.04 0.05Time [ms]

0 0.01 0.02 0.03 0.04 0.05Time [ms]

ARES

ASET

MotionTrigger

0 0.01 0.02 0.03 0.04 0.05Time [ms]

0 0.01 0.02 0.03 0.04 0.05Time [ms]

ARES

ASET

MotionTrigger

ARES

ASET

MotionTrigger

ARES

ASET

MotionTrigger

w/o V th compensation circuit w/ V th compensation circuitProcess

technologyDie Size

Number of pixelsPixel size

Pixel configuration 5 transistors, 2 capacitors 7 transistors, 4 capacitorsFill factor 29.75% 28.25%

FPN 1.73% 1.45%

Contrast sensitivity200 mV

at 120 of the output value97.5 mV

at 120 of the output value

Power supply

ADC

0.5 μm N-ch CAAC-OS0.18 μm P-ch Si

6.5 mm × 6.5 mm240 × 160

20 μm × 20 μm

I/O: 1.8 Vpixel, driver, ADC, analog: 3.3 V

8-bit single slope

- 811 -