ese 570: digital integrated circuits and vlsi fundamentals
TRANSCRIPT
ESE 570: Digital Integrated Circuits and VLSI Fundamentals
Lec 1: September 2, 2020 Introduction and Overview
Penn ESE 570 Fall 2020 - Khanna
Questions?
! Use chat panel to type question " Scroll to bottom of zoom window and click “chat”
button
! Or just type “I have a question” and I will call on you to unmute " Just like raising your hand in person
Penn ESE 570 Fall 2020 - Khanna 3
Your First Priority
! Your first priority is your health " You should abide by all health guidelines
" Wear a mask " Wash your hands " Don’t touch your face " Maintain social physical distancing
" Virtual social interaction is encouraged! " Stay home if you’re sick
" Part of your health is your mental and emotional health " See https://caps.wellness.upenn.edu/selfhelp/ for help
" For more: https://coronavirus.upenn.edu/content/resources
Penn ESE 570 Fall 2020 - Khanna 4
Advice for Remote Learning Success
! Attend lecture in real time and stay on schedule " Rewatch recorded lectures, attend virtual office hours " We are here to help, but you need to let us know you need help
! Start homework early! " Cadence is tricky, takes time to learn how to use it efficiently " Will give advice in lectures, but it won’t help if you haven’t started
! Useful study habits reference: " https://lsa.umich.edu/content/dam/rll-assets/rll-docs/
Study%20Habits.pdf
Penn ESE 570 Fall 2020 - Khanna 5
I want to hear from you…
! Accessibility Survey in Canvas " Submit by Friday for full HW credit
! Will you be in a different time zone? ! Will you have trouble seeing or hearing video
lectures? ! Are there any other accessibility issues I should
know about?
! Let me know any concerns -- I will do everything I can to ensure you achieve the learning objectives
Penn ESE 570 Fall 2020 - Khanna 6
Where I come from
! Analog VLSI Circuit Design (analog design) ! Convex Optimization (system design)
" System Hierarchical Optimization
! Biomedical Electronics ! Biometric Data Acquisition (signal processing)
" Compressive Sampling
! ADC Design (mixed signal) ! Low Energy Circuits (digital design)
" Adiabatic Charging
7 Penn ESE 570 Fall 2020 – Khanna
Where I come from
! Analog VLSI Circuit Design (analog design) ! Convex Optimization (system design)
" System Hierarchical Optimization
! Biomedical Electronics ! Biometric Data Acquisition (signal processing)
" Compressive Sampling
! ADC Design (mixed signal) ! Low Energy Circuits (digital design)
" Adiabatic Charging
CIRCUITS, CIRCUITS, CIRCUITS
8 Penn ESE 570 Fall 2020 – Khanna
Lecture Outline
! Course Topics Overview ! Learning Objectives ! Course Structure ! Course Policies ! Course Content ! Industry Trends ! Design Example
9 Penn ESE 570 Fall 2020 - Khanna
Course Topics Overview
10 Penn ESE 570 Fall 2020 - Khanna
Design
Implementation/Fabrication
Course Progression
Course Topics
CMOS Fabrication
MOS Transistor, Capacitor and Interconnect Models
Two Transistor Logic Circuits (Inverters) Static Dynamic
Logic Circuits, Gates, Latches
Regular Structures ROMs, RAMs, PLAs
μPs, Custom Logic VLSI Sub-systems
System-Related Issues Reliability
Manufacturability Testability
Learning Objectives
! Apply principles of hierarchical digital CMOS VLSI, from the transistor up to the system level, to the understanding of CMOS circuits and systems that are suitable for CMOS fabrication.
! Apply the models for state-of-the-art(ish) VLSI components, fabrication steps, hierarchical design flow and semiconductor business economics to judge the manufacturability of a design and estimate its manufacturing costs.
! Design digital circuits that are manufacturable in CMOS. ! Design simulated experiments using Cadence to verify the integrity of a
CMOS circuit and its layout. ! Apply the Cadence VLSI CAD tool suite layout digital circuits for CMOS
fabrication and verify said circuits with layout parasitic elements. ! Apply course knowledge and the Cadence VLSI CAD tools in a team based
capstone design project that involves much the same design flow they would encounter in a semiconductor design industrial setting. Capstone project is presented in a formal report due at the end of the semester.
11 Penn ESE 570 Fall 2020 - Khanna
Learning Objectives
! In other words…
! Design in CADENCE*
*All the way to layout/manufacturability
12 Penn ESE 570 Fall 2020 - Khanna
What is Cadence?
! Industry standard CAD software for IC design ! Schematic capture
" Create netlist (software code describing schematic)
! SPECTRE/SPICE simulator " Mathematical solver of differential equations describing
fundamentals (Ex. KCL/KVL, Ohm’s law, etc.)
! Design physical mask layers used for fabrication ! Extract parasitics from physical layout for
simulation
13 Penn ESE 570 Fall 2020 - Khanna
Schematic Capture
14 Penn ESE 570 Fall 2020 - Khanna
Schematic Capture
15 Penn ESE 570 Fall 2020 - Khanna
Layout in Cadence
16 Penn ESE 570 Fall 2020 - Khanna
Course Structure
! MW Lecture, 4:30-6:00pm in Zoom " Start 5 minutes after, end 5 minutes early (~75-80min) " Recordings posted in Canvas afterwards
! Website (http://www.seas.upenn.edu/~ese570/) " Course calendar is used for all handouts (lectures slides,
assignments, and readings) " Canvas used for assignment submission and grades " Piazza used for announcements and discussions
" Use for Zoom links for lectures and OHs
17 Penn ESE 570 Fall 2020 - Khanna
Course Structure
! Course Staff (complete info on course website) ! Instructor: Tania Khanna
" Office hours – WF 1-3 pm or by appointment " See Piazza for OH Zoom link
" Email: [email protected] " Best way to reach me
! TAs: " Yuanlong Xiao
" Office hours: T 3-4:40pm, Th 9-10:30am
18 Penn ESE 570 Fall 2020 - Khanna
Additional TAs
19 Penn ESE 570 Fall 2020 - Khanna
Course Structure
! Lectures " Statistically speaking, you will do better if you come to
lecture " Better if interactive, everyone engaged
" Asking and answering questions " Actively thinking about material
! Textbook " CMOS Digital Integrated Circuits Analysis and Design,
Kang, Leblebici, and Kim, 4th edition " Class will follow this text structure
" Additional useful texts on course website
20 Penn ESE 570 Fall 2020 - Khanna
Course Structure
! Cadence " Technology: AMI .6u C5N (3M, 2P, high-res) " Schematic simulation (SPECTRE simulator)
" Design, analysis and test
" Layout and verification " Analog extracted simulation " Verilog
" HW 8 For Extra Credit
21 Penn ESE 570 Fall 2020 - Khanna
Course Structure - Assignments/Exams
! Homework – 1 week long (8 total) [30%] " Due Fridays at midnight " HW 1 out now
! Projects – 2+ weeks long [50%] " Design oriented " Projects
" Two projects combine to design and layout combinational logic block used in FPGAs
" Proj 1 – 20%, Proj 2 – 30%
! Midterm exam [20%]
22 Penn ESE 570 Fall 2020 - Khanna
Course Policies
See web page for full details ! Turn homework in Canvas
" Anything handwritten/drawn must be clearly legible " Submit CAD generated figures, graphs, results when
specified " Late Policy – allowed 4 late days for whole semester
" Can only use a max of one day on projects
! Individual work " CAD drawings, simulations, analysis, writeups " May discuss strategies, but acknowledge help
23 Penn ESE 570 Fall 2020 - Khanna
Course Content
! Introduction ! Fabrication ! MOS Transistor Theory and
Models ! MOS Models and IV
characteristics ! Inverters: Static Characteristics
and Performance ! Inverters: Dynamic
Characteristics and Performance ! Combinational Logic Types
(CMOS, Ratioed, Pass) and Performance
! Sequential Logic ! Dynamic Logic ! VLSI design and Scaling ! Memory Design ! I/O Circuits and Inductive
Noise ! CLK Generation ! Transmission Lines
24 Penn ESE 570 Fall 2020 - Khanna
Course Content
25 Penn ESE 570 Fall 2020 - Khanna
https://www.seas.upenn.edu/~ese570/fall2020/syllabus.html
Industry Trends
Penn ESE 570 Fall 2020 - Khanna 26
Microprocessor Trans Count 1971-2015
27 Kenneth R. Laker, University of Pennsylvania, updated 20Jan15
Curve shows transistor count doubling every
two years Pentium
4004 8006
8080 Mot 6800
8086
Mot 68000 80286
80386
80486
MOS 6502 Zilog Z80
80186
AMD K5 Pentium II
Pentium III AMD K7
Pentium 4 AMD K8
AMD K10 AMD 6-Core Opteron 2400 4-Core i7
2-Core Itanium 2 6-Core i7 6-Core i7 16-Core SPARC T3
10-Core Xenon IBM 4-Core z196 IBM 8-Core POWER7
4-Core Itanium Tukwilla
2015: Oracle SPARC M7, 20 nm CMOS, 32-Core, 10B 3-D FinFET transistors.
2015 Penn ESE 570 Fall 2020 - Khanna
Intel Cost Scaling
28
http://www.anandtech.com/show/8367/intels-14nm-technology-in-detail
Penn ESE 570 Fall 2020 - Khanna
Trend – “Minimum” Feature Size vs. Year
29
Process Node/”Minimum” Feature
Year 1960 1980 2000 2020 2040
100 µm
10 µm
1 µm
0.1 µm
10 nm
1 nm
0.1 nm
Integrated Circuit History
0.18 µm in 1999
“Distant” Future?
ITRS Roadmap
Transition Region
Quantum Devices
Atomic Dimensions
“Minimum” Feature Measure = line/gate conductor width or half-pitch (adjacent 1st metal layer lines or adjacent transistor gates)
Penn ESE 570 Fall 2020 - Khanna
More Moore # Scaling
! Geometrical Scaling " continued shrinking of horizontal and vertical physical
feature sizes
! Equivalent Scaling " 3-dimensional device structure improvements and new
materials that affect the electrical performance of the chip even if no geometrical scaling
! Design Equivalent Scaling " design technologies that enable high performance, low
power, high reliability, low cost, and high design productivity even if neither geometrical nor equivalent scaling can be used
30 Penn ESE 570 Fall 2020 - Khanna
22nm 3D FinFET Transistor
31
Tri-Gate transistors with multiple fins connected together
increases total drive strength for higher performance
http://download.intel.com/newsroom/kits/22nm/pdfs/22nm-Details_Presentation.pdf
High-k gate
dielectric
Penn ESE 570 Fall 2020 - Khanna
ITRS 2.0 Report 2015
! “After 2021, the report forecasts, it will no longer be economically desirable for companies to continue traditional transistor miniaturization in microprocessors.”
Penn ESE 570 Fall 2020 - Khanna 32
BUT…
Penn ESE 570 Fall 2020 - Khanna 33
Source:https://newsroom.intel.com/newsroom/wp-content/uploads/sites/11/2020/09/mark-bohr-on-continuing-moores-law.pdf
BUT…
Penn ESE 570 Fall 2020 - Khanna 34
Source:https://newsroom.intel.com/newsroom/wp-content/uploads/sites/11/2020/09/mark-bohr-on-continuing-moores-law.pdf
More than Moore # Functional Diversification
! Interacting with the outside world " Electromagnetic/Optical
" Radio-frequency domain up to the THz range " Optical domain from the infrared to the near ultraviolet " Hard radiation (EUV, X-ray, γ-ray)
" Mechanical parameters (sensors/actuators) " MEMS/NEMS position, speed, acceleration, rotation,
pressure, stress, etc.
" Chemical composition (sensors/actuators) " Biological parameters (sensors/actuators)
! Power/Energy " Integration of renewable sources, Energy storage, Smart
metering, Efficient consumption 35 Penn ESE 570 Fall 2020 - Khanna
More-than-Moore
36
“More-than-Moore”, International Road Map (IRC) White Paper, 2011.
International Technology Roadmap for Semiconductors
Scal
ing
Penn ESE 570 Fall 2020 - Khanna
“More-than-Moore”
! Components Complement Digital Processing/Storage Elements in an Integrated System
37 Penn ESE 570 Fall 2020 - Khanna
MicroImplant: An Electronic Platform for Minimally Invasive Sensory Monitors
38 Penn ESE 570 Fall 2020 - Khanna
Semiconductor System Integration – More Than Moore's Law
39
1010
109
108
107
106
105
104
103
102
10
Transistors/cm2
1010
109
108
107
106
105
104
103
102
10
Com
ponents/cm2
1970 1980 1990 2000 2010 2020
Multichip Module
System- in-package
(SIP) System-
on-package (SOP)
R. Tummala, “Moore's Law Meets Its Match”, IEEE Spectrum, June, 2006
SOP law for system integration. As components shrink and boards all but disappear, component density will double every year or so.
Penn ESE 570 Fall 2020 - Khanna
Societal Needs
Penn ESE 570 Fall 2020 - Khanna 40
Improvement Trends for VLSI SoCs Enabled by Geometrical and Equivalent Scaling
! TRENDS: ! Higher Integration level
" exponentially increased number of components/transistors per chip/package.
! Performance Scaling " combination of Geometrical
(shrinking of dimensions) and Equivalent (innovation) Scaling.
! System implementation " SoC + increased use of SiP -
> SOP
! CONSEQUENCES: ! Higher Speed
" CPU clock rate at multiple GHz + parallel processing.
! Increased Compactness & less weight " increasing
system integration.
! Lower Power " Decreasing energy
requirement per function.
! Lower Cost " Decreasing cost per
function.
41 Penn ESE 570 Fall 2020 - Khanna
Trends in Practice at ISSCC (HW 1)
42 Penn ESE 570 Fall 2020 - Khanna
Design Example
Penn ESE 570 Fall 2020 - Khanna
VLSI Design Cycle or Flow
44
Verilog/SPICE
Penn ESE 570 Fall 2020 - Khanna
VLSI Design Cycle or Flow
45
Verilog/SPICE
Penn ESE 570 Fall 2020 - Khanna
Functional Specification:
! 8-bit Ripple Adder
46 Penn ESE 570 Fall 2020 - Khanna
Illustrative Circuit Design Example: VLSI Design
Illustrative Circuit Design Example: System Requirements
47 Penn ESE 570 Fall 2020 - Khanna
Functional Specification:
Illustrative Circuit Design Example: Architecture Definition
48 Penn ESE 570 Fall 2020 - Khanna
Illustrative Circuit Design Example: Logic Design
! Gate Level Schematic of One-Bit Full Adder Circuit
49 Penn ESE 570 Fall 2020 - Khanna
VLSI Design Cycle or Flow
50
Verilog/SPICE
Penn ESE 570 Fall 2020 - Khanna
Design Specifications:
Illustrative Circuit Design Example: System Requirements
51
1. Propagation Delay Times of SUM and CARRY_Out signals: ≤ 1.2 ns 2. Rise and Fall Times of SUM and CARRY_Out signals: ≤ 1.2 ns 3. Circuit Die Area: ≤ 1500 um2
4. Dynamic Power Dissipation (@ VDD = 5 V and f max = 20 MHz): ≤ 1 mW
Penn ESE 570 Fall 2020 - Khanna
Functional Specification:
Design Specifications (in 0.8 twin-well CMOS):
Illustrative Circuit Design Example: VLSI Design
! Transistor Level Schematic of One-Bit Full Adder Circuit
52 Penn ESE 570 Fall 2020 - Khanna
53
N1 N2
N1 N2
SUMOUTCOUT
COUT
Penn ESE 570 Fall 2020 - Khanna
Illustrative Circuit Design Example: VLSI Design and Layout
! Initial Layout of One-Bit Full Adder Circuit
54 Penn ESE 570 Fall 2020 - Khanna
COUT
Dynamic Power Dissipation (@ VDD = 5V, f max = 20 MHz): = 0.7 mW ≤ 1 mW
≤ 1500 um2
Illustrative Circuit Design Example: VLSI Design and Layout
Post Layout Simulation (Analog extracted)
55 Penn ESE 570 Fall 2020 - Khanna
Schematic to layout
Post Layout Simulation (Analog extracted)
56 Penn ESE 570 Fall 2020 - Khanna
Layout to schematic
57
Spec NOT met
Penn ESE 570 Fall 2020 - Khanna
Illustrative Circuit Design Example: Design Verification
Admin
! Find web, get text, assigned reading… " http://www.seas.upenn.edu/~ese570 " https://piazza.com/upenn/Fall2020/ese570/ " https://canvas.upenn.edu/
! Submit Accessibility Survey ! HW 1 posted now
" Due next week Sept 11
! If you’re outside the US email me ASAP to test access to Cadence
! Remaining Questions?
58 Penn ESE 570 Fall 2020 - Khanna