eecs 244: overview of the ic design flow prof. kurt ...keutzer/classes/244fa2005/lecture… · 12...
TRANSCRIPT
![Page 1: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/1.jpg)
1
EE
CS
24
4:
Ov
erv
iew
of
the
IC
De
sig
n F
low
Pro
f. K
urt
Keu
tzer
EE
CS
keu
tzer@
eecs.b
erk
ele
y.e
du
![Page 2: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/2.jpg)
2
Cla
ss N
ew
s
�N
o c
lass M
on
day –
Lab
or
Day
![Page 3: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/3.jpg)
3
Th
e P
urp
os
e o
f th
e C
las
s P
roje
ct
�Y
ou
r fi
rst
co
up
le y
ears
of
gra
du
ate
sch
oo
l are
ab
ou
t m
akin
g t
he
tran
sit
ion
fro
m
�C
ap
ab
le t
extb
oo
k r
ead
er � ���
sch
ola
r o
f th
e p
ub
lish
ed
researc
h
lite
ratu
re
�S
olita
ry s
tud
en
t � ���
Acti
ve t
eam
mem
ber
�A
ssim
ilati
ng
well d
efi
ned
in
form
ati
on
� ���p
urs
uin
g o
pen
qu
esti
on
s
�E
xcellen
t co
urs
e/t
est
taker � ���
cre
ati
ve r
esearc
her
�T
he p
roje
ct
po
rtio
n o
f th
e c
ou
rse is t
o h
elp
yo
u m
ake t
his
tr
an
sit
ion
![Page 4: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/4.jpg)
4
Pro
ject
Ou
tlin
e
�M
oti
vati
on
�P
rob
lem
sta
tem
en
t
�P
rio
r w
ork
�In
vesti
gati
ve a
pp
roach
�R
esu
lts
�S
um
mary
�C
on
clu
sio
ns
�F
utu
re W
ork
![Page 5: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/5.jpg)
5
Ho
w C
on
du
cte
d
�R
esearc
h w
ill b
e c
on
du
cte
d in
gro
up
s o
f 2-3
�In
div
idu
al p
roje
cts
hig
hly
dis
co
ura
ged
�R
esearc
h m
ay b
e c
oo
rdin
ate
d w
ith
oth
er
cla
ss p
roje
cts
: E
EC
S249,
EE
CS
290N
etc
.
�R
esearc
h w
ill cu
lmin
ate
in
a:
�P
ow
erp
oin
tp
resen
tati
on
/dem
o –
wit
h e
xp
lan
ato
ry n
ote
s
�W
ritt
en
rep
ort
![Page 6: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/6.jpg)
6
Tip
s f
or
a G
reat
Pro
ject
�U
se y
ou
r skill set
�C
ircu
its, d
evic
es, p
rocessin
g, so
ftw
are
develo
pm
en
t, s
yste
m-l
evel
ap
plicati
on
s
�G
reat
idea:
�T
op
ical –
e.g
. syste
m level, d
eep
su
bm
icro
n e
ffects
, p
ow
er
�T
racta
ble
–can
make a
n im
pact
in a
sem
este
r, h
ave a
ll t
he
so
ftw
are
, exam
ple
s, d
ata
files t
hat
yo
u n
eed
�G
et
sta
rted
earl
y
�G
et
men
tors
hip
(sen
ior
gra
d s
tud
en
ts, p
ost-
do
cs, p
rof
of
co
urs
e)
�F
ollo
w d
ead
lin
es
�F
orm
ula
te t
he p
rob
lem
cle
arl
y
�F
orm
ula
te y
ou
r re
su
lts c
learl
y
![Page 7: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/7.jpg)
7
So
me S
uccessfu
l 244 P
roje
cts
�``
Gett
ing
to
th
e B
ott
om
of
Deep
Su
bm
icro
n’’
, D
. S
ylv
este
r, K
. K
eu
tzer,
In
P
roceed
ing
s o
f th
e In
tern
ati
on
al
Co
nfe
ren
ce o
n C
om
pu
ter-
Aid
ed
Desig
n,
No
vem
ber,
19
98,
pp
. 203-2
11.
�``
To
ward
s T
rue C
rossta
lk N
ois
e A
naly
sis
’’,
P. C
hen
, K
. K
eu
tzer,
In
P
roceed
ing
s o
f th
e In
tern
ati
on
al
Co
nfe
ren
ce o
n C
om
pu
ter-
Aid
ed
Desig
n,
No
vem
ber,
19
99,
pp
. 132-1
37.
�``
Imp
act
of
Syste
mati
c S
pati
al
Intr
a-C
hip
Gate
Len
gth
Vari
ab
ilit
y o
n
Perf
orm
an
ce o
f H
igh
-sp
eed
Dig
ital
Cir
cu
its’’
M. O
rsh
an
sk
y,
L.
Milo
r, P
. C
hen
, K
. K
eu
tzer,
C.
Hu
, In
Pro
ceed
ing
s o
f th
e In
tern
ati
on
al
Co
nfe
ren
ce o
n
Co
mp
ute
r-A
ided
Desig
n,
No
vem
ber,
20
00,
pp
. 62-6
7.
�``
Bu
s E
nco
din
g t
o P
reven
t C
rossta
lk D
ela
y‘’
, B
. V
icto
r, K
. K
eu
tzer,
P
roceed
ing
s o
f th
e In
tern
ati
on
al
Co
nfe
ren
ce o
n C
om
pu
ter-
Aid
ed
Desig
n,
No
vem
ber,
20
01.
�“C
on
str
ain
t D
riven
Co
mm
un
icati
on
Syn
thesis
”,
A.
Pin
to,
L.
Carl
on
i, A
. S
an
gio
van
ni-
Vin
cen
tell
i, D
AC
2002
�“M
ult
i-D
om
ain
Clo
ck S
kew
Sch
ed
uli
ng
”, K
au
sh
ik R
avin
dra
n,
An
dre
as
Ku
eh
lman
n,
Ell
en
Sen
tovic
h,
ICC
AD
2003.
![Page 8: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/8.jpg)
8
Imp
ort
an
t C
lass D
ate
s
�P
roje
ct
team
s +
to
pic
s (
1 p
ara
gra
ph
) d
ue 9
/13
�F
ull p
roje
ct
pro
po
sals
du
e 9
/29
�E
xam
1 H
an
ded
ou
t 10/6
�E
xam
1 c
ollecte
d a
t B
EG
INN
ING
of
cla
ss 1
0/1
1
�P
relim
inary
pro
ject
rep
ort
du
e 1
1/1
�E
xam
2 H
an
ded
ou
t 11/3
�E
xam
2 c
ollecte
d a
t B
EG
INN
ING
of
cla
ss 1
1/8
�F
inal p
roje
ct
pre
sen
tati
on
s –
betw
een
12/6
an
d 1
2/8
![Page 9: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/9.jpg)
9
Ap
plicati
on
�M
oti
vate
d b
y:
�A
bri
gh
t id
ea
�A
mark
et
op
po
rtu
nit
y
�A
n e
merg
ing
mark
et
�A
hig
h g
row
th m
ark
et
�A
tech
no
log
ical b
reakth
rou
gh
Fo
r exam
ple
-w
irele
ss t
ele
ph
on
y
![Page 10: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/10.jpg)
10
Ma
rke
t O
pp
ort
un
ity
-W
orl
d’s
Ce
llu
lar
Su
bs
cri
be
rs
0
10
0
20
0
30
0
40
0
50
0
60
0
70
0 19
93
19
94
19
95
19
96
19
97
19
98
19
99
20
00
20
01
Mill
ions
Year
Dig
ital
An
alo
g
Sourc
e: E
ricsson R
adio
Syste
ms, In
c.
Will
pro
vid
ea u
biq
uitou
sin
frastr
uctu
refo
r w
irele
ss
data
as w
ell
as v
oic
e
![Page 11: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/11.jpg)
11
Sp
ecif
icati
on
�F
un
cti
on
, p
erf
orm
an
ce (
po
wer,
dela
y, are
a),
co
st
�A
co
mp
eti
tor’
s
�In
teg
rate
d c
ircu
it
�D
ata
sh
eet
�A
nap
kin
�A
n in
du
str
y s
tan
dard
Fo
r exam
ple
, G
SM
sta
nd
ard
fo
r cellu
lar
tele
ph
on
y
![Page 12: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/12.jpg)
12
Syste
m L
eve
l M
od
el:
GS
M S
yste
m
�S
yste
m m
od
el is
org
an
ized
in
to m
ajo
r co
mp
on
en
ts
A
D
dig
ital
do
wn
co
nv
90
0M
hz 70
Mh
z
10
.7M
hz
SH
SA
W F
ILT
ER
RF
IF
an
alo
gd
igit
al
dig
ital re
ceiv
er
40
Ms
/se
c -
540ks
/sec
ML
SE
Vit
erb
iE
qlz
.
27
0.8
ks
/sec
BB
ph
on
e
bo
ok
ph
on
e
bo
ok
ke
yp
ad
intf
c
pro
toco
lco
ntr
ol
de-i
ntl
Vit
erb
id
eco
der
RP
E-L
TP
sp
eech
deco
der
sp
eech
qu
ality
en
han
cem
en
t
vo
ice
reco
gn
itio
n
Co
urt
esy R
avi
Su
bra
man
iam
dem
on
dan
d
syn
c
![Page 13: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/13.jpg)
13
Map
pin
g o
nto
a s
yste
m o
n a
ch
ip
RA
Mµ
CR
AM
DS
PC
OR
EA
SIC
LO
GICS
/P
DM
A
ph
on
e
bo
ok
pro
toco
l
ke
yp
ad
intf
c
co
ntr
ol
S/P
DM
A
sp
eech
qu
ality
en
han
cm
en
t
de-i
ntl
&
deco
der
vo
ice
reco
gn
itio
n
RP
E-L
TP
sp
eech
deco
der
dem
od
ula
tor
an
dsyn
ch
ron
izer
Vit
erb
ieq
uali
zer
![Page 14: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/14.jpg)
14
Fu
ll W
irele
ss P
ho
ne O
rgan
izati
on
C540
AR
M7
![Page 15: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/15.jpg)
15
A m
ore
co
mp
lex d
esig
n –
SO
C a
rch
itectu
re
Co
urt
es
y S
yn
op
sys
![Page 16: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/16.jpg)
16
Fro
m s
pecif
icati
on
to
desig
n e
ntr
y
�D
es
ign
: s
pecif
y a
nd
en
ter
the
desig
n in
ten
t
Imp
lem
en
t:re
fin
e t
he
desig
n
thro
ug
h a
ll
ph
ase
s
Veri
fy:
veri
fy t
he
co
rrectn
ess o
f
desig
n a
nd
imp
lem
en
tati
on
![Page 17: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/17.jpg)
17
Targ
eti
ng
an
IC
Im
ple
men
tati
on
�S
yste
m m
od
el is
fu
rth
er
refi
ned
to
beg
in t
o
thin
k a
bo
ut
ph
ysic
al
imp
lem
en
tati
on
A
D
dig
ital
do
wn
co
nv
90
0M
hz 70
Mh
z
10
.7M
hz
SH
SA
W F
ILT
ER
RF
IF
an
alo
gd
igit
al
dig
ital re
ceiv
er
40
Ms
/se
c -
540ks
/sec
ML
SE
Vit
erb
iE
qlz
.
27
0.8
ks
/sec
BB
ph
on
e
bo
ok
ph
on
e
bo
ok
ke
yp
ad
intf
c
pro
toco
lco
ntr
ol
de-i
ntl
Vit
erb
id
eco
der
RP
E-L
TP
sp
eech
deco
der
sp
eech
qu
ality
en
han
cem
en
t
vo
ice
reco
gn
itio
n
Co
urt
esy R
avi
Su
bra
man
iam
dem
on
dan
d
syn
c
DS
P C
ore
uC
on
tro
ller
RA
M
AS
IC lo
gic
HD
L D
esig
n f
low
used
fo
r A
SIC
, u
C, an
d D
SP
![Page 18: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/18.jpg)
18
Desig
n F
low R
TL
Syn
thesis
HD
L
netl
ist
log
ico
pti
miz
ati
on
netl
ist
Lib
rary
/m
od
ule
gen
era
tors
ph
ysic
al
desig
n
layo
ut
man
ual
desig
n
sp
ecif
icati
on
Is t
he
desig
nco
nsis
ten
tw
ith
th
e o
rig
inal
sp
ecif
icati
on
?
Is w
hat
I th
ink I w
an
tw
hat
I re
all
y w
an
t?
![Page 19: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/19.jpg)
19
Cu
rren
t P
racti
ce:
HD
L a
t R
TL
Level
mo
du
le f
oo
bar
(q,c
lk,s
,a,b
);
inp
ut
clk
, s, a,
b;
ou
tpu
t q
; re
g q
; re
g d
;
alw
ays @
(a o
r b
or
s)
// m
ux
beg
in
if(
!s )
d =
a;
els
e i
f( s
)
d =
b;
els
e
d =
'b
x;
en
d /
/ alw
ays @
(a o
r b
or
s)
alw
ays @
(clk
) // latc
h
beg
in
if(
clk
==
1 )
q =
d;
els
e if(
clk
!==
0 )
q =
'b
x;
en
d // alw
ays @
(clk
)
en
dm
od
ule
![Page 20: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/20.jpg)
20
An
RT
L d
escri
pti
on
is a
lways i
mp
licit
ly s
tru
ctu
ral
-th
e r
eg
iste
rs a
nd
their
in
terc
on
necti
vit
y a
re d
efi
ned
Th
us t
he c
lock-t
o-c
lock b
eh
avio
r is
defi
ned
On
ly t
he c
on
tro
l lo
gic
fo
r th
e t
ran
sfe
rs i
s s
yn
thesiz
ed
.
Th
is a
pp
roach
can
be e
nh
an
ced
:
�R
eg
iste
r in
fere
ncin
g
�A
uto
mati
ng
reso
urc
e a
llo
cati
on
+
+1
*R
TL
im
plies
b c
a
d
e2
RT
L level
a =
b +
c;
d =
a +
1;
e =
d *
2;
Beh
avio
ral im
plies
e =
2 *
(b
+ c
+ 1
)
![Page 21: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/21.jpg)
21
Veri
ficati
on
�D
es
ign
: s
pecif
y a
nd
en
ter
the
desig
n in
ten
t
Imp
lem
en
t:re
fin
e t
he
desig
n
thro
ug
h a
ll
ph
ase
s
Veri
fy:
veri
fy t
he
co
rrectn
ess o
f
desig
n a
nd
imp
lem
en
tati
on
![Page 22: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/22.jpg)
22
Desig
n V
eri
ficati
on
RT
LS
yn
thesis
HD
L
netl
ist
log
ico
pti
miz
ati
on
netl
ist
Lib
rary
/m
od
ule
gen
era
tors
ph
ysic
al
desig
n
layo
ut
man
ual
desig
n
sp
ecif
icati
on
Is t
he
desig
nco
nsis
ten
tw
ith
th
e o
rig
inal
sp
ecif
icati
on
?
Is w
hat
I th
ink I w
an
tw
hat
I re
all
y w
an
t?
![Page 23: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/23.jpg)
23
Imp
lem
en
tati
on
Veri
ficati
on
RT
LS
yn
thesis
HD
L
netl
ist
log
ico
pti
miz
ati
on
netl
ist
Lib
rary
/m
od
ule
gen
era
tors
ph
ysic
al
desig
n
layo
ut
man
ual
desig
n
Is t
he
imp
lem
en
tati
on
co
nsis
ten
tw
ith
th
e o
rig
inal
desig
n in
ten
t?
Is w
hat
I im
ple
men
ted
wh
at
Iw
an
ted
?
a b
s
q0 1
d
clk
a b
s
q0 1
d
clk
![Page 24: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/24.jpg)
24
Man
ufa
ctu
re V
eri
ficati
on
(T
est)
RT
LS
yn
thesis
HD
L
netl
ist
log
ico
pti
miz
ati
on
netl
ist
Lib
rary
/m
od
ule
gen
era
tors
ph
ysic
al
desig
n
layo
ut
man
ual
desig
n
Is t
he
man
ufa
ctu
red
cir
cu
itco
nsis
ten
tw
ith
th
e
imp
lem
en
ted
d
esig
n?
Did
th
ey
bu
ild
wh
at
Iw
an
ted
?
a b
s
q0 1
d
clk
a b
s
q0 1
d
clk
![Page 25: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/25.jpg)
25
�F
orm
al veri
ficati
on
�M
od
el ch
eckin
g -
pro
ve p
rop
ert
ies r
ela
tive t
o m
od
el
�T
heo
rem
pro
vin
g -
pro
ve p
rop
ert
ies o
f a c
ircu
it
�S
imu
lati
on
�A
pp
licati
on
of
sim
ula
tio
n s
tim
ulu
s t
o m
od
el o
f cir
cu
it
�E
mu
lati
on
�Im
ple
men
t a v
ers
ion
of
the c
ircu
it o
n e
mu
lato
r
�R
ap
id p
roto
typ
ing
�C
reate
a p
roto
typ
e o
f actu
al h
ard
ware
Ap
pro
ach
es t
o D
esig
n V
eri
ficati
on
![Page 26: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/26.jpg)
26
Sim
ula
tio
nm
od
el
(HD
L)
Sim
ula
tio
nd
river
(vecto
rs)
Sim
ula
tio
nm
on
ito
r
(yes/n
o)
So
ftw
are
Sim
ula
tio
n
![Page 27: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/27.jpg)
27
Typ
es o
f so
ftw
are
sim
ula
tors
�C
ircu
it s
imu
lati
on
�S
pic
e,
Ad
vic
e,
Hsp
ice
�T
imem
ill+
Ace,
AD
M
�E
ven
t-d
riven
gate
/RT
L/B
eh
avio
ral
sim
ula
tio
n
�V
eri
log
-V
CS
, N
C-V
eri
log
, T
urb
o-V
eri
log
, V
eri
log
-XL
�V
HD
L -
VS
S, M
TI,
Leap
fro
g
�C
ycle
-bas
ed
gate
/RT
L/B
eh
avio
ral
sim
ula
tio
n
�V
eri
log
-S
peed
sim
�V
HD
L –
Cyclo
ne
�G
en
eri
c s
yste
m-l
evel
sim
ula
tio
n -
Syste
mC
�D
om
ain
-sp
ecif
ic s
imu
lati
on
�S
PW
, C
OS
SA
P,
�A
rch
itectu
re-s
pecif
ic s
imu
lati
on
�V
AS
T,
Axys,
Lis
ate
k
![Page 28: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/28.jpg)
28
Imp
lem
en
tati
on
�D
es
ign
: s
pecif
y a
nd
en
ter
the
desig
n in
ten
t
Imp
lem
en
t:re
fin
e t
he
desig
n
thro
ug
h a
ll
ph
ase
s
Veri
fy:
veri
fy t
he
co
rrectn
ess o
f
desig
n a
nd
imp
lem
en
tati
on
![Page 29: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/29.jpg)
29
RT
L D
esig
n F
low
RT
LS
yn
thesis
HD
L
netl
ist
log
ico
pti
miz
ati
on
netl
ist
Lib
rary
ph
ysic
al
desig
n
layo
ut
a b
s
q0 1
d
clk
a b
s
q0 1
d
clk
Mo
du
leG
en
era
tors
Man
ual
Desig
n
![Page 30: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/30.jpg)
30
Man
ual D
esig
n
�P
erf
orm
ed
at
�G
ate
level (1
00 g
ate
s/w
eek)
/gate
-level ed
ito
r
�T
ran
sis
tor
level (1
0 -
20 g
ate
s w
eek)/
tr level ed
ito
r
�V
ery
exp
en
siv
e in
desig
n c
ost
an
d d
esig
n t
ime -
�U
sed
fo
r:
�A
nalo
g
�L
eaf
cells -
lib
rari
es, m
em
ory
cells
�D
ata
path
s in
hig
h p
erf
orm
an
ce d
esig
ns -
DS
P, m
icro
pro
cesso
r
etc
.
![Page 31: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/31.jpg)
31
Mo
du
le G
en
era
tors
�P
ara
mete
rized
gen
era
tors
of
actu
al p
hysic
al la
yo
ut
�T
yp
ically u
sed
fo
r:
�M
em
ori
es (
wo
rd len
gth
, #w
ord
s, # p
ort
s)
�P
rog
ram
mab
le lo
gic
arr
ays (
PL
A)
�R
eg
iste
r fi
les
�O
ccasio
nally u
sed
fo
r:
�M
ult
ipliers
�G
en
era
l-p
urp
ose d
ata
path
�D
ata
path
s in
hig
h p
erf
orm
an
ce d
esig
ns -
DS
P,
mic
rop
rocesso
rs e
tc.
![Page 32: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/32.jpg)
32
Wo
rkh
ors
e:
RT
L S
yn
thesis
Flo
w
RT
LS
yn
thesis
HD
L
netl
ist
log
ico
pti
miz
ati
on
netl
ist
Lib
rary
ph
ysic
al
desig
n
layo
ut
a b
s
q0 1
d
clk
a b
s
q0 1
d
clk
![Page 33: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/33.jpg)
33
Lib
rary
�C
on
tain
s f
or
each
cell:
�F
un
cti
on
al in
form
ati
on
: c
ell =
a *
b *
c
�T
imin
g in
form
ati
on
: fu
ncti
on
of
�in
pu
t sle
w
�in
trin
sic
dela
y
�o
utp
ut
cap
acit
an
ce
no
n-l
inear
mo
dels
used
in
tab
ula
r ap
pro
ach
�P
hysic
al fo
otp
rin
t (a
rea)
�P
ow
er
ch
ara
cte
risti
cs
�W
ire-l
oad
mo
dels
-fu
ncti
on
of
�B
lock s
ize
�W
irin
g
Lib
rary
![Page 34: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/34.jpg)
34
Reaso
nab
le L
ibra
ry F
un
cti
on
s
�In
vert
er,
Bu
ffe
r
�N
D2-N
D4;
NO
R2-N
OR
4;
AN
D2-
AN
D4;
�A
OI2
1 -
AO
I333;
OA
I21 -
OA
I333
�X
OR
, X
NO
R
�M
UX
, F
ull A
dd
er
�N
eg
-Ed
ge T
rig
gere
d D
-Fli
p-F
lop
�P
os-E
dg
e T
rig
gere
d D
-FF
�J-K
FF
�A
bo
ve w
ith
vari
ou
s c
lears
, e
nab
les
�S
can
vers
ion
s o
f each
of
the a
bo
ve
�M
ost
of
the a
bo
ve i
n 6
dif
fere
nt
po
wer
siz
es:
�1x,
2x,
4x,
6x,
8x,
16x
![Page 35: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/35.jpg)
35
RT
L S
yn
thesis
mo
du
le f
oo
bar
(q,c
lk,s
,a,b
);
inp
ut
clk
, s, a, b
;
ou
tpu
t q
; re
g q
; re
g d
;
alw
ays @
(a o
r b
or
s)
// m
ux
beg
in
if(~
s )
d =
a;
els
e if(
s )
d =
b;
els
e
d =
'b
x;
en
d // alw
ays @
(a o
r b
or
s)
a b
s
q0 1
d
clk
RT
LS
yn
thesis
HD
L
netl
ist
tran
sla
te H
DL
so
urc
e in
to n
etl
ist
![Page 36: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/36.jpg)
36
Lo
gic
Op
tim
izati
on
�P
erf
orm
a v
ari
ety
of
tran
sfo
rmati
on
s
an
d o
pti
miz
ati
on
s
�S
tru
ctu
ral g
rap
h t
ran
sfo
rmati
on
s
�B
oo
lean
tra
nsfo
rmati
on
s
�M
ap
pin
g in
to a
ph
ysic
al lib
rary
log
ico
pti
miz
ati
on
netl
ist
netl
ist
pre
-op
tim
ized
sm
all
er,
faste
rle
ss p
ow
er
Lib
rary
a b
s
q
0 1
d
clk
a b
s
q
0 1
d
clk
![Page 37: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/37.jpg)
37
Op
tim
izati
on
Tech
no
log
ies
LO
GIC
EQ
UA
TIO
NS
TE
CH
NO
LO
GY
-IN
DE
PE
ND
EN
TO
PT
IMIZ
AT
ION
Cu
be F
acto
rin
g
Kern
el
Facto
rin
g
Tech
no
log
y m
ap
pin
gP
eep
ho
le o
pti
miz
ati
on
TE
CH
-DE
PE
ND
EN
T O
PT
IMIZ
AT
ION
(MA
PP
ING
, T
IMIN
G)
OP
TIM
IZE
D L
OG
IC N
ET
WO
RK
![Page 38: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/38.jpg)
38
�A
lgeb
raic
facto
rizati
on
pro
ced
ure
s
�B
oo
lean
facto
rizati
on
pro
du
ces
Kern
el an
d B
oo
lean
Facto
rizati
on
f=
ab
+a
c+
ba
+b
c+
ca
+c
b
f=
ab
+c
()
+a
b+
c(
)+
bc
+c
b
f=
a+
b+
c(
)a
+b
+c
()
“T
he d
eco
mp
osit
ion
an
d f
acto
rizati
on
of
Bo
ole
an
exp
ressio
ns”
RK
Bra
yto
n, C
McM
ullen
, P
roc. IS
CA
S, 1982
Devad
as a
nd
Keu
tzer
-C
hap
ter
6&
7
![Page 39: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/39.jpg)
39
Op
tim
izati
on
Tech
no
log
ies
LO
GIC
EQ
UA
TIO
NS
TE
CH
NO
LO
GY
-IN
DE
PE
ND
EN
TO
PT
IMIZ
AT
ION
Cu
be F
acto
rin
g
Kern
el
Facto
rin
g
Tech
no
log
y m
ap
pin
gP
eep
ho
le o
pti
miz
ati
on
TE
CH
-DE
PE
ND
EN
T O
PT
IMIZ
AT
ION
(MA
PP
ING
, T
IMIN
G)
OP
TIM
IZE
D L
OG
IC N
ET
WO
RK
![Page 40: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/40.jpg)
40
Reaso
nab
le L
ibra
ry
�In
vert
er,
Bu
ffe
r
�N
D2-N
D4;
NO
R2-N
OR
4;
AN
D2-
AN
D4;
�A
OI2
1 -
AO
I333;
OA
I21 -
OA
I333
�X
OR
, X
NO
R
�M
UX
, F
ull A
dd
er
�N
eg
-Ed
ge T
rig
gere
d D
-Fli
p-F
lop
�P
os-E
dg
e T
rig
gere
d D
-FF
�J-K
FF
�A
bo
ve w
ith
vari
ou
s c
lears
, e
nab
les
�S
can
vers
ion
s o
f each
of
the a
bo
ve
�M
ost
of
the a
bo
ve i
n 6
dif
fere
nt
po
wer
siz
es:
�1x,
2x,
4x,
6x,
8x,
16x
![Page 41: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/41.jpg)
41
Inp
ut
Cir
cu
it N
etl
ist
``su
bje
ct
DA
G’’
![Page 42: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/42.jpg)
42
Fin
d a
Map
pin
g in
to t
he T
ech
Lib
rary
AO
I21
ND
2
INV
ND
3
ND
3
Resu
lt is a
netl
ist
in t
he t
ech
no
log
y lib
rary
DA
GO
N:
Tech
no
log
y B
ind
ing
an
d L
ocal O
pti
miz
ati
on
by D
AG
Matc
hin
gK
Keu
tzer,
Pro
ceed
ing
s o
f D
AC
, 1987, p
ag
es 3
41-3
47.
![Page 43: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/43.jpg)
43
Ph
ysic
al D
esig
n
�T
ran
sfo
rm s
eq
uen
tial
cir
cu
it n
etl
ist
into
a p
hysic
al
cir
cu
it
�p
lace c
ircu
it c
om
po
nen
ts
�ro
ute
wir
es
�tr
an
sfo
rm i
nto
a m
ask
�O
r fo
r F
PG
A’s
�p
lace l
oo
k-u
p t
ab
les
�ro
ute
wir
es
ph
ysic
al
desig
n
netl
ist
layo
ut
netl
ist
ph
ysic
al
layo
ut
Lib
rary
a b
s
q
0 1
d
clk
![Page 44: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/44.jpg)
44
Ch
an
nele
d a
nd
Ch
an
nel le
ss
�R
ou
tin
g:
�C
han
nel b
ased
: R
ou
tin
g o
nly
in
ch
an
nels
betw
een
gate
s
(few
meta
l la
yers
: 2)
�C
han
nel le
ss:
Ro
uti
ng
over
gate
s
(man
y m
eta
l la
yers
: 3 -
6)
�O
ften
sp
lit
in t
wo
ste
ps:
�G
lob
al ro
ute
:Fin
d a
co
ars
e r
ou
te d
ep
en
din
g o
n lo
cal
rou
tin
g
den
sit
y
�D
eta
iled
ro
ute
:G
en
era
te r
ou
tin
g layo
ut
Ch
an
nel b
ased
Ch
an
nel le
ss
�J. C
hri
sti
an
sen
,
�C
ER
N -
EP
/MIC
�Jo
rgen
.Ch
risti
an
sen
@cern
.ch
![Page 45: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/45.jpg)
45
Ch
an
nele
d G
ate
Arr
ay
![Page 46: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/46.jpg)
46
Sta
nd
ard
Cell L
ayo
ut
![Page 47: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/47.jpg)
47
Ch
an
nel le
ss C
ells
�A
rbit
rary
ro
uti
ng
over
cells
![Page 48: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/48.jpg)
48
Ph
ys
ica
l D
es
ign
: O
ve
rall
Flo
w
Rea
d N
etlis
t
Par
titi
on
ing
Qu
adra
tic
Pla
cem
ent
Inp
ut
Pla
cem
ent
Ro
uti
ng
Ou
tpu
tC
om
pac
tio
n/f
inis
hin
g
Glo
bal
Ro
uti
ng
Det
aile
d R
ou
tin
g
Co
st E
stim
atio
n
Ro
uti
ng
Imp
rove
men
t
Wri
te G
DS
II
Det
aile
d
Pla
cem
ent
![Page 49: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/49.jpg)
49
Go
rdia
n P
lacem
en
t F
low
J. K
lein
hau
s, G
. S
igl, F
. Jo
han
nes, K
. A
ntr
eic
h,
GO
RD
IAN
: V
LS
I P
lacem
en
t b
y Q
uad
rati
c
Pro
gra
mm
ing
an
d S
licin
g O
pti
miz
ati
on
, IE
EE
Tra
ns. o
n C
AD
, M
arc
h, 1991, p
p. 356 -
365
![Page 50: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/50.jpg)
50
Lib
rary
/m
od
ule
gen
era
tors
a b
s
q0 1
d
clk
Siz
e a
nd
asp
ect
rati
o o
f co
re d
ie
Netl
ist
->
100K
cells f
rom
lib
rary
Lib
rary
, N
etl
ist,
an
d A
sp
ect
Rati
o
![Page 51: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/51.jpg)
51
Sett
ing
up
Glo
bal O
pti
miz
ati
on
![Page 52: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/52.jpg)
52
Resu
ltin
g L
ayo
ut
![Page 53: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/53.jpg)
53
Part
itio
nin
g
![Page 54: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/54.jpg)
54
Layo
ut
aft
er
Min
-cu
t
B.W
. K
ern
igh
an
, S
. L
in, "A
n E
ffic
ien
t H
eu
risti
c P
roced
ure
fo
r P
art
itio
nin
g
Gra
ph
s",
Bell S
yst.
te
ch
Jo
urn
al, v
ol
49, 1970
A lin
ear-
tim
e
heu
risti
c f
or
imp
rovin
g n
etw
ork
p
art
itio
ns,
C. F
idd
uic
a, R
. M
att
he
yses,
Desig
n A
uto
mati
on
C
on
fere
nce, 1
982,
175 –
181.
![Page 55: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/55.jpg)
55
Fin
al P
lacem
en
t
![Page 56: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/56.jpg)
56
Slicin
g T
ree
“O
pti
mal slicin
g o
f p
lan
e
po
int
pla
cem
en
ts”,
van
Gin
neken
,L.P
.P.P
.O
tten
, R
.H.J
.M.,
Pro
ceed
ing
s o
f th
e E
uro
pean
Desig
n A
uto
mati
on
C
on
fere
nce:
12-1
5 M
ar
1990,
322-3
26.
![Page 57: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/57.jpg)
57
Oth
er
deta
ils -
slo
ttin
g c
on
str
ain
ts
�S
lott
ing
co
nstr
ain
ts
A.
E.
Du
nlo
p, B
. W
. K
ern
igh
an
, A
pro
ced
ure
fo
r p
lacem
en
t o
f s
tan
dard
-cell V
LS
I cir
cu
its, IE
EE
Tra
ns. o
n C
AD
, V
ol. C
AD
-4,
Jan
, 1
985,
pp
. 92-
98
![Page 58: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/58.jpg)
58
Gen
era
tin
g F
inal P
lacem
en
t
![Page 59: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/59.jpg)
59
Sta
nd
ard
Cell L
ayo
ut
![Page 60: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/60.jpg)
60
Ph
ys
ica
l D
es
ign
: O
ve
rall
Flo
w
Rea
d N
etlis
t
Par
titi
on
ing
Qu
adra
tic
Pla
cem
ent
Inp
ut
Pla
cem
ent
Ro
uti
ng
Ou
tpu
tC
om
pac
tio
n/f
inis
hin
g
Glo
bal
Ro
uti
ng
Det
aile
d R
ou
tin
g
Co
st E
stim
atio
n
Ro
uti
ng
Imp
rove
men
t
Wri
te G
DS
II
Det
aile
d
Pla
cem
ent
![Page 61: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/61.jpg)
61
Ro
uti
ng
�T
o s
imp
lify
ro
uti
ng
pro
ble
m, d
ivid
e it
into
tw
o p
hases
�G
lob
al
�D
eta
iled
�G
lob
al ro
uti
ng
�D
efi
ne r
ou
tin
g r
eg
ion
s
�A
ssig
n n
ets
to
reg
ion
s
�D
eta
iled
(C
han
nel)
ro
uti
ng
�R
ou
te n
ets
wit
hin
each
reg
ion
�A
ssig
n n
ets
to
pin
s
![Page 62: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/62.jpg)
62
Glo
bal R
ou
tin
g
�G
rid
-Gra
ph
Mo
del
�C
hecker-
Bo
ard
Gra
ph
(als
o u
se s
licin
g s
tru
ctu
re)
![Page 63: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/63.jpg)
63
Ch
an
nel R
ou
tin
g
�B
asic
Term
ino
log
y:
�F
ixed
pin
po
sit
ion
s o
n t
op
an
d b
ott
om
ed
ges
�C
lassic
al
ch
an
nel:
no
nets
lea
ve c
han
nel
�T
hre
e-s
ided
ch
an
nel
po
ssib
le
chan
nel
pin
s
trac
ksen
d
via
tru
nk
net
11
1
bra
nch
A “
Gre
ed
y”
Ch
an
nel
Ro
ute
r,R
L R
ive
st,
CM
Fid
uccia
,
Desig
n A
uto
mati
on
C
on
fere
nce,
1983
![Page 64: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/64.jpg)
64
Deta
il R
ou
ter
2:
Maze R
ou
tin
g
Ba
sic
id
ea
--w
ave
pro
pag
ati
on
m
eth
od
(Lee,
196
1)
�B
read
th-f
irst
searc
h�
Ba
ck-t
racin
g a
fter
fin
din
g t
he s
ho
rtest
path
�g
uara
nte
e t
o f
ind
th
e s
ho
rtest
path
4
3
2
3
4
5
6
7
8
9
10
1
1
3
2
1
2
3
4
5
6
7
8
9
1
0
2
1
A
1
5
6
7
8
3
2
1
2
6
7
8
9
10
11
12
4
3
2
3
1
2 13
5
4
3
4
1
4
B
13
1
4
6
5
13
1
4
14
7
6
7
11
1
2
13
14
8
7
8
9
10
1
1
12
13
14
9
8
9
10
11
1
2
13
14
![Page 65: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/65.jpg)
65
Ph
ys
ica
l D
es
ign
: O
ve
rall
Flo
w
Rea
d N
etlis
t
Par
titi
on
ing
Qu
adra
tic
Pla
cem
ent
Inp
ut
Pla
cem
ent
Ro
uti
ng
Ou
tpu
tC
om
pac
tio
n/f
inis
hin
g
Glo
bal
Ro
uti
ng
Det
aile
d R
ou
tin
g
Co
st E
stim
atio
n
Ro
uti
ng
Imp
rove
men
t
Wri
te G
DS
II
Det
aile
d
Pla
cem
ent
![Page 66: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/66.jpg)
66
Fo
llo
wed
by C
om
pacti
on
X t
hen
Y 1
D C
om
pac
tio
nY
th
en X
1D
Co
mp
acti
on
Th
om
as L
en
gau
er,
"C
om
bin
ato
rial
Alg
ori
thm
s f
or
Inte
gra
ted
Cir
cu
it L
ayo
ut"
, C
hap
ter
10,
"Co
mp
acti
on
", p
ag
es 5
79-6
49,
Wil
ey a
nd
Teu
bn
er,
1990
Alg
ori
thm
s a
nd
tech
niq
ues f
or
VL
SI la
yo
ut
syn
thesis
DD
Hil
l, D
Sh
ug
ard
, J F
ish
bu
rn,
K K
eu
tzer
-1989 -
Bo
sto
n:
Klu
wer
Ac
ad
em
ic
Pu
bli
sh
ers
![Page 67: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/67.jpg)
67
Pla
ced
an
d R
ou
ted
Sta
nd
ard
Cells
![Page 68: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/68.jpg)
68
An
oth
er
Fin
al P
lacem
en
t
![Page 69: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/69.jpg)
69
Re-v
isit
ing
Verf
icati
on
�D
es
ign
: s
pecif
y a
nd
en
ter
the
desig
n in
ten
t
Imp
lem
en
t:re
fin
e t
he
desig
n
thro
ug
h a
ll
ph
ase
s
Veri
fy:
veri
fy t
he
co
rrectn
ess o
f
desig
n a
nd
imp
lem
en
tati
on
![Page 70: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/70.jpg)
70
Imp
lem
en
tati
on
Veri
ficati
on
RT
LS
yn
thesis
HD
L
netl
ist
log
ico
pti
miz
ati
on
netl
ist
Lib
rary
/m
od
ule
gen
era
tors
ph
ysic
al
desig
n
layo
ut
man
ual
desig
n
Is t
he
imp
lem
en
tati
on
co
nsis
ten
tw
ith
th
e o
rig
inal
desig
n in
ten
t?
Is w
hat
I im
ple
men
ted
wh
at
Iw
an
ted
?
a b
s
q0 1
d
clk
a b
s
q0 1
d
clk
![Page 71: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/71.jpg)
71
Sta
tic S
ign
-off
RT
LS
yn
thesis
HD
L
netl
ist
log
ico
pti
miz
ati
on
netl
ist
Lib
rary
/m
od
ule
gen
era
tors
ph
ysic
al
desig
n
layo
ut
man
ual
desig
n
a b
s
q0 1
d
clk
a b
s
q0 1
d
clk
AS
ICsig
no
ff
Use s
tati
c
an
aly
sis
te
ch
niq
ues t
o
veri
fy:
fun
cti
on
ality
:•
form
al
eq
uiv
ale
nce-
ch
eckin
g
tech
niq
ues
an
d t
imin
g:
•u
se s
tati
c t
imin
g
an
aly
sis
![Page 72: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/72.jpg)
72
Man
ufa
ctu
re V
eri
ficati
on
(T
est)
RT
LS
yn
thesis
HD
L
netl
ist
log
ico
pti
miz
ati
on
netl
ist
Lib
rary
/m
od
ule
gen
era
tors
ph
ysic
al
desig
n
layo
ut
man
ual
desig
n
Is t
he
man
ufa
ctu
red
cir
cu
itco
nsis
ten
tw
ith
th
e
imp
lem
en
ted
d
esig
n?
Did
th
ey
bu
ild
wh
at
Iw
an
ted
?
a b
s
q0 1
d
clk
a b
s
q0 1
d
clk
![Page 73: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/73.jpg)
73
RA
Mµ
CR
AM
DS
PC
OR
EA
SIC
LO
GICS
/P
DM
A
Test
Syn
thesis
�F
ull
-ch
ip t
es
t re
qu
ire
s:
JT
AG
1149.1
BIS
T
Part
ial
scan
Fu
ll S
can
Fau
lt s
imu
lati
on
for
as
yn
ch
ron
ou
sin
terf
aces
![Page 74: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/74.jpg)
74
Cu
rren
t S
tatu
s o
f R
TL
Desig
n F
low
�C
urr
en
t R
TL
desig
n f
low
is a
ble
to
pro
du
ce
�H
igh
sp
eed
mic
rop
rocesso
rs -
e.g
. A
lph
a, P
en
tiu
m P
ro >
10M
gate
-eq
uiv
ale
nts
> 4
GH
z. (w
ith
in
terv
en
tio
n)
�S
yste
m-o
n-a
-ch
ip/S
yste
ms o
n s
ilic
on
�In
teg
rati
on
of
mic
ro-p
, D
SP
, m
em
ory
an
d A
SIC
on
a s
ing
le
die
>
10M
gate
-eq
uiv
ale
nts
>500H
z.
�R
ap
id t
urn
aro
un
d “
Str
uctu
red
”A
SIC
�IS
SP
-90 H
IS f
rom
NE
C
�~
3M
usab
le g
ate
s
�~
10 M
b S
RA
M;
10G
SerD
es
�R
TL
Desig
n f
low
no
w u
sed
fo
r F
PG
A’s
as w
ell
�R
TL
syn
thesis
pro
vid
ed
by in
dep
en
den
t ven
do
rs –
e.g
. S
yn
plicit
y–
as w
ell a
s F
PG
A p
rovid
ers
–e.g
. X
ilin
x
�P
lace a
nd
ro
ute
pro
vid
ed
by F
PG
A v
en
do
rs –
e.g
. X
ilin
x
![Page 75: EECS 244: Overview of the IC Design Flow Prof. Kurt ...keutzer/classes/244fa2005/lecture… · 12 System Level Model: GSM System System model is organized into major components A](https://reader034.vdocuments.mx/reader034/viewer/2022042802/5f40bf3ccb88957d117f00f0/html5/thumbnails/75.jpg)
75
Com
pe
titive
po
we
r, a
rea
F
lexib
ility
fo
r sin
gle
fam
ily o
f sta
nd
ard
s(e
.g. W
CD
MA
and
CD
MA
20
00
)C
om
ple
x P
rogra
mm
ing M
ode
l0
.18µ
m –
90n
m
PH
Y L1
rDP
U1
rDP
Un
CU
1C
U n
DS
P
Me
m
Morp
hic
s
Morp
ho, C
ogent,
Merc
ury
,
Quic
ksilv
er,
Tele
vers
al,
3P
+1, …
Re
con
figu
rab
le A
rch
itectu
res
3. A
ltern
atives
Fle
xib
ilit
yD
esig
n G
oals
Acc:
Acce
lera
tor
L1
: La
ye
r-1
Co
ntr
ol
rDP
U:
Re
con
f. D
ata
Pro
ce
ssin
g U
nit
CU
:C
on
tro
l U
nit
Me
m:
Mem
ory
SIM
D:
Sin
gle
In
str
uction
Mu
ltip
le D
ata
DS
P:
Dig
ita
l S
igna
l P
roc.
PH
Y:
Ph
ysic
al La
ye
r
So
ftw
are
Part
s
Lo
we
st
po
we
r con
su
mp
tio
nN
o f
lexib
ility
(e
.g.
GS
M o
nly
)0
.5 .
. 0
.25
µm
te
chn
olo
gy n
ode
L1
19
99
Ma
cro
1M
acro
2M
acro
n
DS
PM
em
Ho
w c
lose
or
far
are
th
ese
3 s
olu
tio
ns
In t
erm
s o
f a
rea
, po
we
r, p
rog
ram
ma
bili
ty ?
??
AS
IC-c
en
tere
d a
nd
DS
P-a
ssis
ted
20
07
Com
pe
titive
po
we
r, a
rea
Hig
he
st
de
gre
e o
f fle
xib
ility
Sim
ple
st
Pro
gra
mm
ing M
ode
l≤9
0nm
SIM
DD
SP
1S
IMD
DS
P
n
Sha
red
Me
m
AR
M
Me
mA
cc
1A
cc
n
PH
Y L1
Pic
ochip
, S
andbridge,
Icera
, …
Mu
lti-D
SP
-ce
nte
red
and
AS
IP-a
ssis
ted