![Page 1: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/1.jpg)
1
EENG 2710 Chapter 6
Introduction to Sequential Logic
![Page 2: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/2.jpg)
2
Chapter 6 Homework
Work on your project
![Page 3: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/3.jpg)
3
Sequential Circuit
• A digital circuit whose output depends not only on the present combination of input, but also on the history of the circuit.
![Page 4: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/4.jpg)
4
Sequential Circuit Elements
• Two basic types:– Latch– Flip-flop
• The difference is the condition under which the stored bit changes.
![Page 5: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/5.jpg)
5
SR Latch• The LATCH is a sequential circuit with two
inputs (SET and RESET).• SET – an input that makes the device store a
logic 1.• RESET – an input that makes the device store a
logic 0.
![Page 6: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/6.jpg)
6
SR Latch
• Two complementary outputs
• Outputs are always in opposite logic states.
![Page 7: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/7.jpg)
7
Active HIGH or LOW Inputs
• Latches can have either active HIGH or active LOW inputs.
• The output of the LATCH, regardless of the input active level, is still defined as:
1 0, :RESET
0 , 1 :SET
![Page 8: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/8.jpg)
8
Active HIGH or LOW Inputs
![Page 9: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/9.jpg)
9
NAND Latch Function Table
RESET1001
1
1
0
1
1
No Change1
SET00
Forbidden10
Function1 t1t QQRS
tt QQ
![Page 10: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/10.jpg)
10
NAND Latch Reset to Set Transition
![Page 11: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/11.jpg)
11
NAND Latch Reset to Set Transition
![Page 12: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/12.jpg)
12
NAND Latch Set to Reset Transition
![Page 13: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/13.jpg)
13
NAND Latch Reset to Set Transition
![Page 14: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/14.jpg)
14
NOR Latch Function Table
![Page 15: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/15.jpg)
15
NOR Latch Reset to Set Transition
![Page 16: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/16.jpg)
16
NOR Latch Reset to Set Transition
![Page 17: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/17.jpg)
17
NOR Latch Set to Reset Transition
![Page 18: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/18.jpg)
18
NOR Latch Set to Reset Transition
![Page 19: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/19.jpg)
19
Switch Bounce
• The condition where the closure of a switch contact results in a mechanical bounce before the final contact is made.
• In logic circuits, switch bounce causes several pulses when a switch is closed.– Can cause circuit to behave unpredictably.
![Page 20: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/20.jpg)
20
Switch Bounce
![Page 21: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/21.jpg)
21
Switch Debounce Circuit
1 1, RS
![Page 22: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/22.jpg)
22
Gated SR Latch
• The time when a latch is allowed to change state is regulated.• Change of state is regulated by a control signal called ENABLE.• Circuit is a NAND latch controlled by steering gates.
![Page 23: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/23.jpg)
23
Latch ENABLE Input
EN S R Qt+1 Function
1 0 0 Qt No change
1 0 1 0 1 Reset
1 1 0 1 0 Set
1 1 1 1 1 Forbidden
0 X X Qt Inhibited
![Page 24: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/24.jpg)
24
Gated D or Transparent Latch
• A latch whose output follows its data input when its ENABLE input is active.
• When ENABLE is inactive, the latch stores the data that was present when ENABLE was last active.
![Page 25: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/25.jpg)
25
Gated D Latch Function Table
![Page 26: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/26.jpg)
26
Flip-Flop Definition
• A gated latch with a clock input.• The sequential circuit output changes when its CLOCK
input detects an edge.• Edge-sensitive instead of level-sensitive.• Positive edge: The transition from logic ‘0’ to logic ‘1’• Negative edge: The transition from logic ‘1’ to logic ‘0’• Symbol is a triangle on the CLK (clock) input of a flip-
flop.
![Page 27: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/27.jpg)
27
Positive Edge-Triggered D Flip-Flop
![Page 28: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/28.jpg)
28
Edge Detector
• A circuit that converts that active-edge of a CLOCK input into a brief active-level pulse.
• Created using gate propagation delays.• Can be positive or negative edge.• The inverter in a below has 3 to 10ns propagation delay
![Page 29: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/29.jpg)
29
Operation of Positive Edge D Flip-flop
![Page 30: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/30.jpg)
VHDL – D Latch
d_latch_vhdl.vhd
-- D latch with active-HIGH level-sensitive enable
ENTITY d_latch_vhdl IS
PORT(
d, ena : IN BIT;
q : OUT BIT);
END d_latch_vhdl;
30
![Page 31: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/31.jpg)
VHDL – D Latch
ARCHITECTURE a OF d_latch_vhdl IS
BEGIN
PROCESS ( d, ena)
BEGIN
IF ( ena = ‘1’) THEN
q <= d;
END IF;
END PROCESS;
END a; 31
![Page 32: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/32.jpg)
32
JK Flip-Flop
• Two inputs with no illegal input states.• With J and K both HIGH, the flip-flop toggles between
opposite logic states with each applied clock pulse.
![Page 33: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/33.jpg)
33
Negative Edge-Triggered JK Flip-Flop
![Page 34: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/34.jpg)
34
Toggle Action
![Page 35: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/35.jpg)
35
Toggle Applications• Used to divide an input frequency in half.
• By cascading toggling flip-flops, a counter is created.
![Page 36: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/36.jpg)
36
Synchronous And Asynchronous Circuits
• Synchronous circuits have sequential elements whose outputs change at the same time.
• Asynchronous circuits have sequential elements whose outputs change at different times.
![Page 37: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/37.jpg)
37
Synchronous and Asynchronous Inputs
• Synchronous inputs of a flip-flop only affect the output on the active clock edge.
• Asynchronous inputs of a flip-flop change the output immediately.
• Asynchronous inputs override synchronous inputs.
![Page 38: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/38.jpg)
38
3-Bit Synchronous Circuits
![Page 39: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/39.jpg)
39
Flip-Flop Asynchronous Inputs
• Preset:– An asynchronous set function, usually
designated as
• Clear:– An asynchronous reset function, usually
designated as
• Both Preset and Clear usually have LOW input active levels.
PRE
CLR
![Page 40: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/40.jpg)
40
Flip-Flop Asynchronous Inputs
![Page 41: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/41.jpg)
41
3-Bit Synchronous Circuits With Asynchronous Reset
• An asynchronous input used to set a sequential circuit to a known initial state.
• Usually a RESET tied to the inputs of all flip-flops.• When activated, the output of the sequential circuit goes LOW.
CLR
![Page 42: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/42.jpg)
42
Disadvantages of Asynchronous Circuits
• Difficult to analyze operations.
• Intermediate states that are not part of the desired design may be generated.
![Page 43: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/43.jpg)
43
JK Flip-Flop Asynchronous Inputs Function Table
CLR
![Page 44: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/44.jpg)
44
Unused Preset and Clear Inputs
• Disable by connecting to a logic HIGH (for active-LOW inputs).
• In Quartus II the asynchronous inputs of all flip-flop primitives are set to a default level of HIGH.
![Page 45: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/45.jpg)
45
T (Toggle) Flip-Flop
• Output toggles on each applied clock pulse when a synchronous input is active.
• Synchronous input is designated as ‘T’.
![Page 46: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/46.jpg)
T Flip-Flop Function Table
46
InhibitedQtX↓
InhibitedQtX1
InhibitedQtX0
Toggle1↑
No change0↑
FunctionQt+1TCLK
InhibitedQtX↓
InhibitedQtX1
InhibitedQtX0
Toggle1↑
No change0↑
FunctionQt+1TCLK
tQ
tQ
![Page 47: 1 EENG 2710 Chapter 6 Introduction to Sequential Logic](https://reader036.vdocuments.mx/reader036/viewer/2022062320/56649f495503460f94c6b322/html5/thumbnails/47.jpg)
47
D Flip-Flop Configured for Toggle Function