crd4205-1 reference design data sheet - cirrus logic
TRANSCRIPT
Preliminary Product Information This document conCirrus Logic reserv
Copyrig(P.O. Box 17847, Austin, Texas 78760
(512) 445 7222 FAX: (512) 445 7581http://www.cirrus.com
CRD4205-1
CrystalClear® Notebook Audio Docking Station Example
FeatureslEmulates Docking Station Environment– Simulates audio portion of a notebook
computer– “Docks” to the CRD4205-2
lFeatures the CS4205 AC ‘97 audio codec. – 18-bit Analog to Digital Converters (ADCs)– 20-bit Digital to Analog Converters (DACs)– Digital mixer – Integrated digital effects
lFour stereo and two mono analog inputslDigital ZV port inputlFive GPIO pinslCNR interfacelS/PDIF (IEC-958) digital outputlCrystal, oscillator, or PLL operationlExceeds Microsoft PC-99 and PC-2001
audio performance requirements
DescriptionThe CRD4205-1 reference design features the CS4205AC ‘97 audio codec and emulates the audio sub-systemin a PC notebook computer. The CRD4205-1 can beused alone or with the CRD4205-2 companion card. TheCRD4205-2 companion card simulates the audio sub-system in a PC digital docking station.
This reference design features stereo analog audio in-puts for Line, CD, Video, and Aux inputs. In addition, thecard has mono analog inputs for Microphone, ModemAudio, and PC Beep. It also has several advanced fea-tures including a ZV port digital input and a S/PDIF digitaloutput.
The CRD4205-1 is available by ordering the CMK4205-3 manufacturing kit. This kit includes a full set of sche-matics (OrCAD® 7.2 format), PCB job files (PADS®
ASCII), PCB Gerber files, and bill of materials. In addi-tion, WDM audio drivers that support Windows 98se,Millennium®, and Windows 2000 are also included.
ORDERING INFORMATION
CMK4205-3 Manufacturing Kit for the CRD4205-1
CS4205
AUX INVIDEO INCD ININT MODEM
S/PDIFOUT
LINE / HEADPHONEOUT
LINEIN
MICIN
Cirrus LogicCRD4205-1_REVB
tains information for a new product.es the right to modify this product without notice.
1
ht Cirrus Logic, Inc. 2001All Rights Reserved)
FEB ‘01DS489RD1A2
CRD4205-1
TABLE OF CONTENTS1. GENERAL INFORMATION .......................................................................... 32. SCHEMATIC DESCRIPTION ...................................................................... 3
2.1 Block Diagram ...................................................................................... 32.2 CS4205 Audio Codec ........................................................................... 32.3 Analog Inputs ....................................................................................... 32.4 Dock Interface ..................................................................................... 42.5 AnalogOutputs ..................................................................................... 42.6 S/PDIF Optical Output .......................................................................... 42.7 CNR Connector .................................................................................... 42.8 Component Selection ........................................................................... 52.9 EMC Components ................................................................................ 5
3. GROUNDING AND LAYOUT ....................................................................... 54. REFERENCES ............................................................................................. 65. ADDENDUM ................................................................................................. 66. BILL OF MATERIALS ............................................................................ 22
LIST OF FIGURESFigure 1. Block Diagram........................................................................................7Figure 2. CS4205 Audio Codec.............................................................................8Figure 3. Analog Inputs .........................................................................................9Figure 4. Docking Interface .................................................................................10Figure 5. Analog Outputs ....................................................................................11Figure 6. S/PDIF Optical Outputs........................................................................12Figure 7. CNR Connector....................................................................................13Figure 8. Assembly Drawing ...............................................................................14Figure 9. Top Silkscreen .....................................................................................15Figure 10. Top Layer ...........................................................................................16Figure 11. Ground Layer .....................................................................................17Figure 12. Vcc Layer ...........................................................................................18Figure 13. Bottom Layer......................................................................................19Figure 14. Bottom Silkscreen ..............................................................................20Figure 15. Drill Drawing.......................................................................................21
LIST OF TABLESTable 1. Serial I/O Breakout Connector ................................................................ 3Table 2. CNR Connector Jumper Settings ............................................................ 5Table 3. JP8 and JP3 Positions for Each Clock Mode .......................................... 5Table 4. Bill of Materials ...................................................................................... 22
Contacting Cirrus Logic SupportFor a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at:http://www.cirrus.com/corporate/contacts/sales.cfmMicrosoft , Windows 95, Windows 98 and Windows Millenium and WHQL is registered trademark of Microsoft.CrystalClear is a trademark of Cirrus Logic, Inc.Intel is a registered trademark of Intel Corporation.OrCAD is a registered trademark of OrCAD, Inc.PADS is a registered trademark of, PADS Software, Inc.
Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Advance product informationdescribes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure that the information containedin this document is accurate and reliable. However, the information is subject to change without notice and is provided “AS IS” without warranty of any kind (expressor implied). No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, nor for infringements of patents or other rights of third parties. Thisdocument is the property of Cirrus Logic, Inc. and implies no license under patents, copyrights, trademarks, or trade secrets. No part of this publication may becopied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the priorwritten consent of Cirrus Logic, Inc. Items from any Cirrus Logic website or disk may be printed for use by the user. However, no part of the printout or electronicfiles may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) with-out the prior written consent of Cirrus Logic, Inc.Furthermore, no part of this publication may be used as a basis for manufacture or sale of any items without theprior written consent of Cirrus Logic, Inc. The names of products of Cirrus Logic, Inc. or other vendors and suppliers appearing in this document may be trademarksor service marks of their respective owners which may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trademarks and service marks can be foundat http://www.cirrus.com.
2
CRD4205-1
d
-
pri--lsn-
noin-
bytoon-r-
1. GENERAL INFORMATION
The CRD4205-1 reference design can be used forthe development of CNR or motherboard PC audiosystems that use the CS4205. The CRD4205-1 canalso be used in conjunction with the CRD4205-2 todevelop audio systems for PC notebook computerswith digital docking stations.
The CS4205 is an AC ‘97 audio codec with thesame great features as our other Crystal Clear® au-dio codecs and some unique features especially de-signed for PC notebook computers. These includeI2S outputs for digital docking and a ZV port fordigital audio inputs. For additional information onthe CS4205 audio codec, see the CS4205Datasheet.
2. SCHEMATIC DESCRIPTION
This section describes the CRD4205-1 schematicsshown in figures 1 through 7. These schematics arealso available in the CMK4205-3 manufacturingkit as ORCAD version 7.2 files.
2.1 Block Diagram
The block diagram shows the interconnections be-tween schematic pages. The schematic is dividedinto six blocks: the CS4205 Audio Codec, AnalogInputs, Docking Interface, Analog Outputs,S/PDIF Optical Output, and CNR Connector.
2.2 CS4205 Audio Codec
Figure 2 shows the CS4205 and its associated cir-cuitry. The CS4205 communicates digitally to theaudio controller or core logic through a five wirebi-directional 12.288 MHz serial interface calledthe AC-Link. The AC-Link may require series ter-mination resistors. These resistors should be locat-ed close to their respective signal source. TheBIT_CLK and SDATA_IN signals are driven fromthe CS4205, while the SDATA_OUT, SYNC, andRESET# signals are driven from the controller.RESET# does not require serial termination.
The CS4205 has anti-alias filters for the ADCs thatrequire external filter capacitors on AFLT1,AFLT2, and AFLT3 (pins 29, 30, and 31). Eachpin has a 1000 pF NPO/COG capacitor to analogground. NPO/COG capacitors are used to minimizeaudio distortion.
The internal ADCs, DACs, and AC-Link operate ata fixed 48 kHz sampling rate. The CS4205 isclocked by a 24.576 MHz (+ 50 PPM) crystal.This design provides two population options fordifferent crystal footprints. Footprint Y1 is for CA-301 miniature crystals and footprint Y2 supportsstandard HC-49S package. Footprint Y3 is for anoptional clock oscillator.
Many notebook computers have a ZV or “ZoomeVideo” port that carries PCM audio data in I2S se-rial format. The CS4205 has a built-in ZV port input connected to JP5.
The CS4205 has seven multi-purpose pins that marily support I2S serial inputs and outputs for digital docking or multi-channel audio. These signaare tied to a a 5x2 (0.1 inch center) breakout conector.
2.3 Analog Inputs
The CRD4205-1 has four stereo and three moanalog audio inputs as shown in figure 3. The puts for VIDEO, AUX and LINE are passedthrough a divider circuit that reduces the voltage 6 dB to allow connection of line level sources up 2 Vrms. The 100 pF capacitors are provided Line In and Mic In for EMI suppression. The capacitors may be removed if EMC testing detemines they are not required.
Pin Function1 LRCLK 3 SDO1 5 DSSD1 7 DSSD29 DSDD3
Even Pins Digital Ground
Table 1. Serial I/O Breakout Connector
3
CRD4205-1
ehispe
sesrs.
fix-1n-
r-th-
io,thet--at
ID.g
MIC IN and PC BEEP IN are AC coupled through0.1 µF capacitors. All analog other analog inputsare AC coupled through 2.2 µF electrolytic capaci-tors to minimize the low frequency roll-off.
The internal CD audio connection utilizes a pseu-do-differential interface with CD GND as the com-mon return path for both the left and right channels.This arrangement will reduce any common modenoise picked up by the CD signal path.
The MODEM AUDIO connector provides moni-toring of modem audio signals during modem dial-ing and connecting. This connector has both themodem audio input and output signals. The modeminput voltage is divided by 6 dB and can accommo-date a line level source up to 2 Vrms. The output isconnected to the CS4205 MONO_OUT pin. Themaximum output voltage is 1 Vrms.
The MIC IN circuit complies with PC-99 require-ments for both microphone phantom power and op-tional frequency response roll-offs. Phantompower for the microphone is derived from the +5 Vanalog supply and filtered by R14, R15, C27, andC28. The 3 dB roll-off points located at 60 Hz and15 kHz.
The PC BEEP input connector routes the computerbeep tones to the CS4205. The CS4205 has a fea-ture called PC Beep Bypass that allows systembeeps to be heard even during system reset orBIOS boot-up.
2.4 Dock Interface
The CRD4205-1 is designed to “dock” with theCRD4205-2 to simulate a notebook computer digi-tal docking system. The CRD4205-1 simulates theaudio circuitry in the notebook computer and theCRD4205-2 simulates the audio circuitry in thedocking station. The CS4205 serial ports providesthe digital audio output for the digital docking sta-tion.
2.5 Analog Outputs
The LINE_OUT jack in figure 5 functions as thmain stereo outputs in a two channel system. Tcircuit utilizes a Motorola MC34072 dual opamwhich is capable of driving high impedance linlevel signals (10 kΩ or greater). This circuit has again of 3 dB.
2.6 S/PDIF Optical Output
The S/PDIF (IEC-958) digital output in figure 6 icompatible with digital inputs on consumer devicsuch as stereo receivers and MiniDisc recordeThe S/PDIF output of the CS4205 operates at asampling frequency of 48 kHz. The CRD4205S/PDIF digital optical output uses an industry stadard Toshiba TOTX-173 optical transmitter.
2.7 CNR Connector
The CNR connector shown in figure 7 is the inteface between the CRD4205-1 and the system moerboard. The CNR interface supports audmodem, and LAN subsystems. Also present on CNR connector is 12 Volt, 5 Volt, and 3.3 Volpower. The CRD4205-1 uses the AC-Link, SMBus, 12 Volt, and 3.3 Volt power. The SMBus signals are connected to a AT24C02 EEPROM thenables plug-in-play functionality. The EEPROMholds the subsystem vendor ID and subsystem It also contains other information for implementina Plug-and-Play CNR card. See the Intel® Commu-nication and Network Riser homepage at http://de-veloper.intel.com/technology/cnr/ for CNR designspecifications, programming utilities, and informa-tion on programming the EEPROM.
The CRD4205-1 CNR connector includes jumpersfor several functions. These are summarized intable 2.
4
CRD4205-1
m-the
to as ac-
ignvi-for
n-yr-epheesne. to-
iseals
heins is
.
Note:The CRD4205-1 default positions for all jumpers isbetween pins 1-2
JP9 inserts a 1 kΩ pull-up on Primary Down. Thisis used to disable on-board audio for motherboardsthat have a 10 kΩ pull-down resistor on PrimaryDown as required by the CNR 1.1 specification.
In addition, JP3 and JP8 can be used to determinethe clocking mode of the CS4205. The CS4205supports three clocking modes: oscillator (Osc),crystal (Xtal), and AC-Link bit clock (BIT_CLK).This is shown in table 3.
The CS4205 requires both digital +3.3 V and ana-log +5 V supply. The digital power is suppliedfrom the CNR connector. A Motorola MC78M05Cregulates the +12 V supply from the CNR busdown to a clean +5 V analog supply. This +5 V lin-ear regulator is used to maintain good audio quali-ty.
2.8 Component Selection
Great attention was given to the particular compo-nents used on the CRD4205-1 board with cost, per-formance, and package selection as the mostimportant factors. Listed are some of the guidelinesused in the selection of components:
• No components smaller than 0805 package.
• Only single package components passive coponents. No resistor packs. This reduces risk of crosstalk between audio signals.
• All ICs are surface mount.
• Dual footprint for XTAL. Standard H49S andsmall circular CA-301 pin in hole package.
2.9 EMC Components
Optional capacitors and inductors are includedhelp the board meet EMI compliance tests, suchFCC Part 15. Choose these component valuescording to individual requirements.
3. GROUNDING AND LAYOUT
One of the most critical aspects of PC audio desis good PC board layout. The PC is a hostile enronment for audio and good layout is essential achieving high audio quality.
The CRD4205-1 is partitioned into a digital and aalog sections to help isolate noisy digital circuitrfrom quiet analog audio circuitry. The most impotant rule for successful PC audio layout is to keall digital signal traces and components over tdigital ground plane, and all analog signal tracand components over an analog ground plaThese planes are separated by a minimum of 60100 mils (0.060 to 0.100 inches). Do not allow digital and analog signals to cross planes, otherwdigital noise may be induced into the analog signand severely reduce audio performance.
The CS4205 is placed at the transition point of tanalog and digital ground planes. The CS4205 pare partitioned into analog and digital areas. This
Jumper Pins 1-2 Pins 2-3JP1Codec Reset
Reset from CNR Bus
Force Low
JP2 3.3 V supply
3.3 V from CNR Bus
Not Used
JP3Primary Down
From CNR Bus Force Low
JP8Secondary Down
From CNR Bus Force Low
JP4SDIN Target
SDATA_IN0 SDATA_IN1
JP9Primary Down
Places pull-up on Primary Down
when inserted.
NA (2 pin jumper)
Table 2. CNR Connector Jumper Settings
JP8 JP3 ID Osc PLL Frequency Mode1-2 1-2 0 Osc no 24.576 MHz Primary1-2 2-3 0 Osc yes 14.318 MHz Primary2-3 1-2 0 Osc yes 27.000 MHz Primary2-3 2-3 0 Osc yes 48.000 MHz Primary1-2 1-2 0 Xtal no 24.576 MHz Primary1-2 2-3 1 Bclk no 12.288 MHz Secondary2-3 1-2 2 Bclk no 12.288 MHz Secondary2-3 2-3 3 Bclk no 12.288 MHz Secondary
Table 3. JP8 and JP3 Positions for Each Clock Mode
5
CRD4205-1
-
--
ter
done to make board layout easier. The digital andanalog grounds are tied together by a wide trace,over 50 mils or 0.050 inches, at a single point un-derneath the CS4205 in order to provide a commonground reference.
Delta-sigma converters are highly susceptible tonoise on the crystal pins. The area around the crys-tal oscillator and the two XTAL signals is filledwith copper on the top and bottom sides and at-tached to digital ground. This ground plane servesto keep noise from coupling onto these pins. A sep-arate chassis ground provides a reference plane forall of the EMC components. The chassis groundplane is connected to the analog ground plane at theexternal jacks. The capacitors on REFFLT,AFLT1, AFLT2, AFLT3, and the power supplyare placed close to the CS4205 pins for best audioperformance.
4. REFERENCES
1) Intel, Audio Codec ‘97 Component Specification, Revision 2.1, May 22, 1998. developer.intel.com/pc-supp /platform/ac97/
2) Communication and Network Riser Specification revision 1.0, Feb 7, 2000 http://developer.intel.com/technology/cnr/.
3) Steve Harris, Clif Sanchez, Personal CompuAudio Quality Measurements, Ver 1.0www.cirrus.com/products/pa-pers/meas/meas.htm
4) Cirrus Logic, CS4205 Data Sheet
5. ADDENDUM
• Schematic drawings
• Layout drawings
6
CR
D4205-17
ont Channel Outputs
LINE_OUT_R
LINE_OUT_L
VREF
PDIF Optical Output
SPDIF/SDATA_2
ck Interface/Surround Outputs
ABITCLK
LRCLK
SCLK
SPDIF/SDATA_2
SDATA_1
DSSDI3
DSSDI1
DSSDI2
CS4205 Audio Codec
AB
ITC
LK
LINE_IN_L
VIDEO_R
PC_BEEP
LINE_OUT_L
DSSDI1
AUX_IN_L
PHONE_IN
AS
DO
UT
VIDEO_L
MONO_OUT
MIC1
CD_IN_L
LINE_OUT_R
AS
YN
C
SP
DIF
/SD
AT
A_2
LINE_IN_R
SE
C_D
N#
AS
DIN
CD_COM
AR
ST
#
CD_IN_R
AUX_IN_R
SCLK
DSSDI2
LRCLK
SDATA_1
VREF
PR
IM_D
N#
DSSDI3
Fr
S/
Analog Inputs
CD_IN_R
MONO_OUT
PHONE_IN
LINE_IN_R
PC_BEEP
LINE_IN_L
CD_COM
CD_IN_L
MIC_IN
VIDEO_IN_L
VIDEO_IN_R
AUX_IN_L
AUX_IN_R
Do
CNR Connector
AS
DO
UT
AR
ST
#
AB
ITC
LK
AS
YN
C
PR
IM_D
N#
AS
DIN
SE
C_D
N#
Figure 1. Block Diagram
CR
D4205-1
8
0
JP5
X1CON
U1 CS4205
0
+3.3VD+5VA
+3.3VD
AGND
+5VA
DGND
LRCLK
LINE_OUT_R
ASDOUT
ARST#
MONO_OUT
LINE_OUT_L
ASYNC
ABITCLK
ASDIN
PRIM_DN#
SCLK
SPDIF/SDATA_2
SDATA_1
DSSDI3
DSSDI1
DSSDI2
SEC_DN#
Pin 1 can provide a
DGND on the back side
over to DGND test pin.
ZV Port
C15
22pF
NPO
C14
22pF
NPO
R1
R51
2.2k
NO POP
4
1
2
3
4
C3
0.1uF
X7R
R52
100
NO POP
5x2 CON
J13
12
34
56
78
910
C2
0.1uF
X7R
C68
0.022uF
NO POP
C1
0.1uF
X7R
Y3
14.318MHz
NO POP
4
8
5
1
osc.
Y1
24.576MHz
LINE_OUT_R36
MONO_OUT37
AVdd238
GPIO2/SDI139
GPIO1/SDOUT44
GPIO4/SDI341
AVss242
GPIO0/LRCLK43
GPIO3/SDI240
ZSCLK34
ZSDATA33
ZLRCLK32
AFLT331
DVdd11
XTL_IN2
XTL_OUT3
DVss14
SDATA_OUT5
BIT_CLK6
DVss27
SDATA_IN8
SYNC10
DVdd29
RESET#11
PC_BEEP12
PHONE13
AUX_L14
AUX_R15
VIDEO_L16
VIDEO_R17
CD_L18
CD_GND19
CD_R20
MIC121
MIC222
LINE_IN_L23
LINE_IN_R24
AVdd125
AVss126
REFFLT27
Vrefout28
AFLT129
AFLT230
SPDO/SDO248
EAPD/SCLK47
ID1#46
ID0#45
LINE_OUT_L35
AC-Link
ZV Port
GPIO,
Serial
Analog
Y2
24.576MHz
NO POP
C10
1000pF
NPO
C5
2.2uF
Y5V
C8
1000pF
NPO
C7
1000pF
NPO
R2
C6
0.1uF
X7R
C4
0.1uF
X7R
C11
1000pFNPO
C12
1000pFNPO
C13
1000pFNPO
LIN
E_O
UT
_R
MO
NO
_OU
T
LIN
E_O
UT
_L
DGND AGND
AGND
DGND
AGND
+3.3VDDGND
DGND
DGND
DGND
PHONE_IN
LINE_IN_R
VIDEO_L
CD_IN_R
VIDEO_R
VREF
MIC1
CD_COM
AUX_IN_R
CD_IN_L
LINE_IN_L
AUX_IN_L
PC_BEEP
For Crystal operation:
populate C15=22 pF
For Oscillator operation:
populate Y3 = 14.318 MHz, C68=0.022 uF, R51= 2.2 k ohms, R52 =100 ohms, C15=220 pF and remove C14, and Y1
NOTE:
Populated only
one of Y1, Y2,
or Y3.
GPIOs
4
3
2
1
0
Figure 2. CS4205 Audio Codec
CR
D4205-19
C29
0.1uFX7R
C24 0.1uF
X7R
C17 2.2uFELEC+
C21 2.2uFELEC+
GND
5VA
LINE_IN_R
PC_BEEP
LINE_IN_L
MIC_IN
LINE IN
rs at 60 Hzz
hm)
-3 dB corners at 60 Hzand 16 kHz
(Ri = 28 kOhm)
CD IN
R8 6.8K
C30 2.2uFELEC+J5
4X1HDR-AU
1
2
3
4
R29 47K
R11 0
R25 6.8K
L1
31@100MHz
L6
31@100MHz
R5 270K
C33 2.2uFELEC+
J6
2X1HDR-SN/PB
1
2
R4 6.8K
R22 6.8K
R16 6.8K
L7
31@100MHz
R26 6.8K
R20 6.8K
R13 6.8K
J1
PHONO-1/8
4
3
5
2
1
L10
31@100MHz
L4
31@100MHz
C34 2.2uF
ELEC+
R17 100
L9
31@100MHz
J2
4X1HDR-AU
1
2
3
4
R23
4.7K
R27 6.8K
R15 1.5K
C35 2.2uF
ELEC+
J3
PHONO-1/8
4
5
2
1
J7
4X1HDR-AU
1
2
3
4
L5
31@100MHz
R6 6.8K
R19 6.8K
R18 6.8K
L2
31@100MHz
C32
2700pFX7R
R9 270K
J4
4X1HDR-AU
1
2
3
4
L3
31@100MHz
C16 2.2uF
ELEC+
R10 6.8K
C22 2.2uFELEC+
C26
100pFNPO
C18 4.7uF
ELEC+
R14 2.2KC23 2.2uF
ELEC+
C27
100pFNPO
C31
0.1uFX7R
R3 0
C19100pF
NPO
R24 6.8K
C28
10uFELEC
+C25 2.2uF
ELEC+
R28 0
L8
31@100MHz
R7 0
C20100pF
NPO
R12 270K
R21 47K
AG
ND
AG
ND
AGND
AG
ND
AG
ND
AGND
AGND
AG
ND
AG
ND
CGND
CGND
AG
ND
AGND AGND
AG
ND
AGND
AGND
AAGND
AG
ND
AG
ND
AG
ND
DGND
+
VIDEO_IN_R
VIDEO_IN_L
AUX_IN_L
AUX_IN_R
PHONE_IN
MONO_OUT
CD_IN_R
CD_COM
CD_IN_L
VIDEO IN
AUX IN
MODEM AUDIO
Connect CGND
to AGND at
the jack
PC BEEP IN
Connect CGND
to AGND at
the jack
MIC IN
-3 dB corneand 13.8 kH
(Ri >= 28 kO
[No Pop]
[No Pop]
[No Pop]
Figure 3. Analog Inputs
CR
D4205-1
10
C39
NO POP
X7R
12
C46
NO POP
X7R
12
J8
NO POP
4
2
1
J9
NO POP
4
2
1
AGND
AGND
SURROUND
JACK
CNT/LFE
JACK
Connect CGND
to AGND at
the jack
Connect CGND
to AGND at
the jack
U2 NO POP
SDATA1
DEM#/SCLK2
LRCK3
MCLK4
AOUTR5
AGND6
VA+7
AOUTL8
R40
NO POP
12
U3 NO POP
SDATA1
DEM#/SCLK2
LRCK3
MCLK4
AOUTR5
AGND6
VA+7
AOUTL8
R39
NO POP
12
C40
NO POP
ELEC
12
+
C45
NO POP
X7R
12
C36 NO POP
ELEC1 2+
C41
NO POP
X7R
12
R33
NO POP
12
C37 NO POP
ELEC1 2+
C42
NO POP
X7R
12
C38
NO POP
X7R
12
J14
7x2 CON
12
34
56
78
910
1112
1314
R30 NO POP1 2
74HC244
U7
2Y43
2Y35
2Y27
2Y19
1Y412
1Y314
1Y216
1Y118
2A417
2A315
2A213
2A111
1A48
1A36
1A24
1A12
VCC20
2OE19
GND10
1OE1
R31 NO POP1 2
R36 NO POP1 2
R38
NO POP
12
R34
NO POP
12
R37 NO POP1 2
R35
NO POP
12
C43 NO POP
ELEC1 2+
C44 NO POP
ELEC1 2+
R32
NO POP
12
R41
NO POP
12
AGNDAGND
AGNDAGND
+5VA
AGND
+5VD
DGND
AGND
AGND
+5VA
AGND
DGND
DGND
SDATA_1
ABITCLK
SCLK
LRCLK
DSSDI2
DSSDI3
DSSDI1
SPDIF/SDATA_2
/OBE
DSMCK
DSLRCK
DSSCK
SDATA1
SDATA2
n.c. (reserved)
To Docking
Station
NOT SUPPORTED
Figure 4. Docking Interface
CR
D4205-111
J10
PHONO-1/8
4
2
1
C51
100pF
NPO
AGND
Connect CGND
to AGND at
the jack
LINE OUT
JACK
R45
220K
R43 27K
C48 10uF
ELEC+
C49 10uF
ELEC+
C52
0.1uF
X7R
R47 27K
R42 33K
C53 22pF
NPO
R46 33K
U4A
MC34072D
3
2
1+
-
C47 22pF
NPO
U4B
MC34072D
5
6
7+
-
C50
100pF
NPO
R44
220K
Vee
Vcc
+5VA
AGND
AGND
AGND
+5VA
+5VA
AGND
AGND
VREF
LINE_OUT_L
LINE_OUT_R
Figure 5. Analog Outputs
CR
D4205-1
12
R50 8.2K1 2C59
0.1uF
X7R
12
J12
TOTX-173
1
2
3
4
5
6
DGND
DGND
DGND
+5VD
SPDIF/SDATA_2
Figure 6. S/PDIF Optical Outputs
CR
D4205-113
R53
1k
JP9
2x1HDR
12
C60
0.1uF
X7RL
6
A5
8
P7
P1
SMB_SDA
SMB_SCL
PR_DN#
DGND
+3.3VD
+3.3VD
ARST#
PRIM_DN#
SEC_DN#
Frequency Mode
4.576 MHz Primary
4.318 MHz Primary
7.000 MHz Primary
8.000 MHz Primary
4.576 MHz Primary
12.288 MHz Secondary
12.288 MHz Secondary
12.288 MHz Secondary
r Setting
C61
0.1uF
X7R
C67
10uF
ELEC
+
JP1
3x1HDR1
2
3
C66
10uF
ELEC
+
C62
10uF
ELEC
+
C64
10uF
ELEC
+
C65
0.1uF
X7R
JP2
3x1HDR
123
JP3
3x1HDR1
2
3
U5
AT24C02
SC
SD
VccA01
A12
W
Vss4
A23
JP8
3x1HDR1
2
3
JP4
3x1HDR
1 2 3
C63
0.1uF
X7R
CNR Connector
reservedA27
GNDB4
+5VdualB15
USB_OC#B16
GNDA3
USB+A13
USB-A15
GNDA6
GNDA14
+3.3VdualA18
AC97_SYNCB28
GNDA17
AC97_SDATA_IN1A28
GNDA20
AC97_SDATA_IN0A29
GNDA30
AC97_BITCLKB30
reservedB14
PRIMARY_DN#B26
-12VB18
GNDB10
+12VA16
GNDB7
+5VDA19
GNDB13
+3.3VDB19
GNDB17
AC97_SDATA_OUTB29
AC97_RESET#A26
GNDB20
GNDB23
GNDB27
SMB_SCLB25
SMB_SDAA25
SMB_A0B24
SMB_A1A23
SMB_A2A24
EE_CSA22
EE_DINA21
EE_DOUTB21
EE_SHCLKB22
reservedB1
reservedB2
reservedB3
reservedB5
reservedB6
reservedA1
reservedA2
reservedA5
reservedA4
reservedA12
GNDA9
LAN_CLKA10
LAN_RSTSYNCB9
LAN_TXD0A8
LAN_TXD1B8
LAN_TXD2A7
LAN_RXD0B12
LAN_RXD1A11
LAN_RXD2B11
U6
MC78M05C
OUT3
GN
D2
IN1
+3.3Vdual
+3.3Vdual
SMB_A0
SMB_SDA
SMB_A0
SMB_SCL
SMB_A1
SMB_A2
SMB_A1
SMB_A2
ARESET#
ARESET#
+12V
ASDIN1
ASDIN0
PR_DN#
DGND
+12VD +5VA
AGND
+12VD
+3.3VD
+5VD
DGND
+5VD
DGND
DGND
+3.3VD
DGND
DGND
DGND
DGND
ASDOUT
ABITCLK
ASYNC
ASDIN
Connect AGND to DGND with a 50 mil trace near the regulator.
Connect CGND to DGND with a 50 mil trace near the finger
edge of the board.
JP8 JP3 id Osc? PLL
1-2 1-2 0 Osc. no 2
1-2 2-3 0 Osc. yes 1
2-3 1-2 0 Osc. yes 2
2-3 2-3 0 Osc yes 4
1-2* 1-2* 0 Xtal no 2
1-2 2-3 1 BCLK no
2-3 1-2 2 BCLK no
2-3 2-3 3 BCLK no
* Indicates Default Jumpe
Figure 7. CNR Connector
CRD4205-1
Figure 8. Assembly Drawing
14
CRD4205-1
Figure 9. Top Silkscreen
15
CRD4205-1
Figure 10. Top Layer
16
CRD4205-1
Figure 11. Ground Layer
17
CRD4205-1
Figure 12. Vcc Layer
18
CRD4205-1
Figure 13. Bottom Layer
19
CRD4205-1
Figure 14. Bottom Silkscreen
20
CRD4205-1
Figure 15. Drill Drawing
21
CR
D4205-1
22 6. BILL OF MATERIALS
iption0V
0V, 50V0V%, 35V
%, 25V50V
, 16V
, 50V
RRRSTEREO PHONE JACKR, 15u" AU
STEREO PHONE JACKR, 150u" SN/PB
O PHONE JACKANSMITTER
STRAIGHTTRAIGHT, SHROUDEDHz, 25%
, METAL FILM0W, METAL FILM
0W, METAL FILM0W, METAL FILM0W, METAL FILMW, METAL FILMW, METAL FILM
0W, METAL FILM
Item Quantity Reference Manufacturer Part Number Descr1 14 C1,C2,C3,C4,C6,C24,C29,
C31,C52,C59,C60,C61,C63,C65
KEMET C0805C104K5RAC CAP, 0805, X7R, .1uF, 10%, 5
2 1 C5 KEMET C1206C225M8VAC CAP, 1206, Y5V, 2.2uF, 20%, 13 6 C7,C8,C10,C11,C12,C13 KEMET C0805C102K5GAC CAP, 0805, C0G, 1000pF, 10%4 4 C14,C15,C47,C53 KEMET C0805C220K5GAC CAP, 0805, C0G, 22pF, 10%, 55 10 C16,C17,C21,C22,C23,C25,
C30,C33,C34,C35PANASONIC ECE-V1VS2R2SR CAP, SMT A, ELEC, 2.2uF, 20
6 1 C18 PANASONIC ECE-V1ES4R7SR CAP, SMT A, ELEC, 4.7uF, 207 6 C19,C20,C26,C27,C50,C51 KEMET C0805C101J5GAC CAP, 0805, COG, 100pF, 5%, 8 7 C28,C48,C49,C62,C64,C66,
C67PANASONIC ECE-V1CA100R CAP, SMT B, ELEC, 10uF, 20%
9 1 C32 KEMET C0805C272K5RAC CAP, 0805, X7R, 2700pF, 10%10 5 C36,C37,C40,C43,C44 NO POP NO POP NO POP11 6 C38,C39,C42,C45,C46,C68 NO POP NO POP NO POP12 1 C41 KEMET NO POP NO POP13 5 JP1,JP2,JP3,JP4,JP8 SAMTEC TSW-103-07-T-S HDR, 3x1, 0.025" PIN, 0.1" CT14 1 JP5 SAMTEC TSW-104-07-G-S HDR, 4x1, 0.025" PIN, 0.1" CT15 1 JP9 SAMTEC TSW-102-07-T-S HDR, 2x1, 0.025" PIN, 0.1" CT16 1 J1 LZR ELECTRONICS SJ372 CONN, 3.5MM DOUBLE SW. 17 4 J2,J4,J5,J7 MOLEX 70553-0003 HDR, 4X1, 0.025" PIN, 0.1" CT18 1 J3 LZR ELECTRONICS SJ374 CONN, 3.5MM DOUBLE SW. 19 1 J6 MOLEX 70553-0036 HDR, 2X1, 0.025" PIN, 0.1" CT20 1 J8 NO POP NO POP NO POP21 1 J9 NO POP NO POP NO POP22 1 J10 LZR ELECTRONICS SJ373 CONN, 1/8" NON-SW. STERE23 1 J12 TOSHIBA TOTX173 CONN, OPTICAL TOSLINK TR24 1 J13 MOLEX 10-89-1101 CONN, 5x2 HEADER, MALE, 25 1 J14 AMP 103309-2 CONN, 7x2 RIBBON, MALE, S26 10 L1,L2,L3,L4,L5,L6,L7,L8,L9,
L10TDK HF50ACB321611-T IND, FBEAD, 1206, 31@100M
27 1 P1 NONE NONE CNR BUS CONNECTOR28 6 R1,R2,R3,R7,R11,R28 PHILIPS 9C08052A0R00J RES, SO, 0805, 0, 5%, 1/10W29 14 R4,R6,R8,R10,R13,R16,R18,
R19,R20,R22,R24,R25,R26,R27
PHILIPS 9C08052A6801F RES, SO, 0805, 6.8K, 1%, 1/1
30 3 R5,R9,R12 PHILIPS 9C08052A2703J RES, SO, 0805, 270K, 5%, 1/131 1 R14 PHILIPS 9C08052A2201J RES, SO, 0805, 2.2K, 5%, 1/132 1 R15 PHILIPS 9C08052A1501J RES, SO, 0805, 1.5K, 5%, 1/133 1 R17 PHILIPS 9C08052A1000J RES, SO, 0805, 100, 5%, 1/1034 2 R29,R21 PHILIPS 9C08052A4702J RES, SO, 0805, 47K, 5%, 1/1035 1 R23 PHILIPS 9C08052A4701J RES, SO, 0805, 4.7K, 5%, 1/1
CR
D4205-123
36 14 R30,R31,R32,R33,R34,R35,R36,R37,R38,R39,R40,R41,
NO POP NO POP NO POP
0W, METAL FILM0W, METAL FILM/10W, METAL FILM10W, METAL FILMW, METAL FILM CODEC
LE SUPPLY DUAL OP AMPROM, 256 x 8, 2.7VPAK, 4%, 500mA
und Mode, Par Res
R51,R5237 2 R42,R46 PHILIPS 9C08052A3302F RES, SO, 0805, 33K, 1%, 1/138 2 R43,R47 PHILIPS 9C08052A2702F RES, SO, 0805, 27K, 1%, 1/139 2 R45,R44 PHILIPS 9C08052A2203J RES, SO, 0805, 220K, 5%, 140 1 R50 PHILIPS 9C08052A8201J RES, SO, 0805, 8.2K, 5%, 1/41 1 R53 PHILIPS 9C08052A1001J RES, SO, 0805, 1k, 5%, 1/1042 1 U1 CIRRUS LOGIC CS4205-KQ IC, TQFP, AC ’97 2.1 SERIAL43 2 U2,U3 NO POP NO POP NO POP44 1 U4 MOTOROLA MC34072D IC, SO, SOIC8, 34072, SING45 1 U5 ATMEL AT24C02N-10SC-2.7 IC, SO, SOIC8, SERIAL EEP46 1 U6 MOTOROLA MC78M05CDT IC, SO, +5V REGULATOR, D47 1 U7 MC74HC244DAW MOTOROLA IC,74HC244, HCTTL, S02048 1 Y1 FOX FS24.576 XTAL, 24.576MHz, HC49S, F49 1 Y2 NO POP NO POP NO POP50 1 Y3 NO POP NO POP NO POP
