ar0238 - ar0238: 1/2.7-inch 2.1 mp/full hd digital image
TRANSCRIPT
© Semiconductor Components Industries, LLC, 2016
March, 2020 − Rev. 61 Publication Order Number:
AR0238/D
AR0238
AR0238: 1/2.7-Inch2.1 Mp/Full HD DigitalImage Sensor
General DescriptionON Semiconductor’s AR0238 is a 1/2.7-inch CMOS digital image
sensor with an active−pixel array of 1928Hx1088V. It captures imagesin either linear or high dynamic range modes, with a rolling−shutterreadout. It includes sophisticated camera functions such as in−pixelbinning, windowing and both video and single frame modes. It isdesigned for both low light and high dynamic range sceneperformance. It is programmable through a simple two−wire serialinterface. The AR0238 produces extraordinarily clear, sharp digitalpictures, and its ability to capture both continuous video and singleframes makes it the perfect choice for a wide range of applications,including surveillance and HD video.
Table 1. KEY PARAMETERS
Parameter Typical Value
Optical format 1/2.7−inch (6.6 mm)
Active pixels 1928(H) x 1088(V) (16:9 mode)
Pixel size 3.0 �m x 3.0 �m
Color filter array RGB Bayer, RGB−IR
Shutter type Electronic rolling shutter and GRR
Input clock range 6 – 48 MHz
Output clock maxi-mum
148.5 Mp/s (4−lane HiSPi)74.25 Mp/s (Parallel)
Output Serial HiSPi 10−, or 12−bit
Parallel 10−, or 12−bit
Framerate
1080p 60 fps Linear HiSPi30 fps Linear Parallel30 fps Line Interleaved HiSPi15 fps Line Interleaved Parallel
Responsivity 4.0 V/lux−sec
SNRMAX 41 dB
Max Dynamic range Up to 96 dB
Supplyvoltage
I/O 1.8 or 2.8 V
Digital 1.8 V
Analog 2.8 V
HiSPi 0.3 V − 0.6 V (SLVS), 1.7 V − 1.9 V (HiVcm)
Power consumption(typical)
< 300mW Line interleaved 1080p30<190mW 1080p30 Linear Mode
Operating temperature −30°C to + 85°C Ambient
Package options 11.43x11.43 mm 48−pin mPLCC Recon Die
www.onsemi.com
Features• Superior Low−light Performance
• Latest 3.0 �m Pixel with ON Semiconductor DR−Pix™ Technologywith Dual Conversion Gain
• Full HD Support at up to 1080P 60 fps forSuperior Video Performance
• Linear or High Dynamic Range Capture
• Supports Line Interleaved T1/T2 readout toEnable HDR Processing in ISP Chip
• Support for External Mechanical Shutter
• On−chip Phase−locked Loop (PLL) Oscil-lator
• Integrated Position−based Color and LensShading Correction
• Slave Mode for Precise Frame−rateControl
• Stereo/3D Camera Support
• Statistics Engine
• Data Interfaces: Four−lane Serial High−speed Pixel Interface (HiSPi) DifferentialSignaling (SLVS and HiVCM), or Parallel
• Auto Black Level Calibration
• High−speed Configurable ContextSwitching
• Temperature Sensor
Applications• Video Recording and Streaming
• 1080p60 (monitoring) Video Applications
• High Dynamic Range Imaging
AR0238
www.onsemi.com2
PLCC48 11.43x11.43 (HiSPi)CASE 776AQ
PLCC48 11.43x11.43 (Parallel)CASE 776AS
Table 2. ORDERING INFORMATION
Part Number Product Description Orderable Product Attribute Description
AR0238CSSC12SHRA0−DR1 RGB Color, 12 Degree CRA, mPLCC, HiSPi Dry Pack, No Protective film, Low MOQ
AR0238CSSC12SHRA0−DP1 RGB Color, 12 Degree CRA, mPLCC, HiSPi Dry Pack, with Protective film, Low MOQ
AR0238CSSC12SHRA0−DR RGB Color, 12 Degree CRA, mPLCC, HiSPi Without protective film
AR0238CSSC12SHRA0−DP RGB Color, 12 Degree CRA, mPLCC, HiSPi With protective film
AR0238CSSC12SPRA0−DR RGB Color, 12 Degree CRA, mPLCC, Parallel Without Protective Film
AR0238CSSC12SPRA0−DR1 RGB Color, 12 Degree CRA, mPLCC, Parallel Dry Pack, No Protective film, Low MOQ
AR0238CSSC12SUD20 RGB Color, 12 Degree CRA, Recon die RGB Recon die
AR0238IRSH12SUD20 RGB−IR, 12 Degree CRA, Recon die RGB−IR Recon die
AR0238CSSC12SHRAH3−GEVB RGB Color, 12 Degree CRA, HiSPi Evaluation Board
NOTE: See the ON Semiconductor Device Nomenclature document (TND310/D) for a full description of the naming convention used forimage sensors. For reference documentation, including information on evaluation kits, please visit our web site atwww.onsemi.com.
GENERAL DESCRIPTIONThe ON Semiconductor AR0238 can be operated in its
default mode or programmed for frame size, exposure, gain,and other parameters. The default mode output is a 1080p−resolution image at 60 frames per second (fps) through theHiSPi port. In linear mode, it outputs 12−bit or 10−bitA−Law compressed raw data, using the parallel or serial(HiSPi) output port. In high dynamic range mode, it outputstwo exposure values that the ISP will combine into an HDRimage. The device may be operated in video (master) modeor in single frame trigger mode.
FRAME_VALID and LINE_VALID signals are output ondedicated pins, along with a synchronized pixel clock inparallel mode.
The AR0238 includes additional features to allowapplication−specific tuning: windowing and offset, auto
black level correction, and on−board temperature sensor.Optional register information and histogram statisticinformation can be embedded in the first and last 2 lines ofthe image frame.
The AR0238 is designed to operate over a widetemperature range of −30°C to +85°C ambient.
FUNCTIONAL OVERVIEWThe AR0238 is a progressive−scan sensor that generates
a stream of pixel data at a constant frame rate. It uses anon−chip, phase−locked loop (PLL) that can be optionallyenabled to generate all internal clocks from a single masterinput clock running between 6 and 48 MHz. The maximumoutput pixel rate is 148.5 Mp/s, corresponding to a clock rateof 74.25 MHz. Figure 1 shows a block diagram of the sensorconfigured in linear mode, and in HDR mode.
AR0238
www.onsemi.com3
Row Noise Correction
Black Level Correction
Test Pattern Generator
Pixel Defect Correction
Digital Gain and Pedestal
A−Law Compression
ParallelHiSPi
12 bits
10 bits
12
12
ADC Data
Figure 1. Block Diagram of AR0238
User interaction with the sensor is through the two−wireserial bus, which communicates with the array control,analog signal chain, and digital signal chain. The core of thesensor is a 2.1 Mp Active− Pixel Sensor array. The timingand control circuitry sequences through the rows of thearray, resetting and then reading each row in turn. In the timeinterval between resetting a row and reading that row, thepixels in the row integrate incident light. The exposure iscontrolled by varying the time interval between reset andreadout. Once a row has been read, the data from thecolumns is sequenced through an analog signal chain
(providing offset correction and gain), and then through ananalog− to−digital converter (ADC). The output from theADC is a 12−bit value for each pixel in the array. The ADCoutput passes through a digital processing signal chain(which provides further data path corrections and appliesdigital gain). The sensor also offers a high dynamic rangemode of operation where two images and taken usingdifferent exposures. These images are output in from thesensor and the ISP must combine them into one highdynamic range image.
AR0238
www.onsemi.com4
1. All power supplies must be adequately decoupled.2. ON Semiconductor recommends a resistor value of 1.5 k�, but a greater value may be used for slower two−wire speed.3. The parallel interface output pads can be left unconnected if the serial output interface is used.4. ON Semiconductor recommends that 0.1 �F and 10 �F decoupling capacitors for each power supply are mounted as close as possible
to the pad. Actual values and results may vary depending on the layout and design considerations. Refer to the AR0237AT demoheadboard schematics for circuit recommendations.
5. ON Semiconductor recommends that analog power planes are placed in a manner such that coupling with the digital power planes isminimized.
6. I/O signals voltage must be configured to match VDD_IO voltage to minimize any leakage currents.
Notes:
FLASH
SLVS0_P
SLVS0_N
SLVS1_P
SLVS1_N
SLVS2_P
SLVS2_N
VDD_PLLVDD_IO VAA VAA_PIX
AGNDDGND
VAA_PIXVAAVDD_IO VDD
SDATASCLK
EXTCLK
1.5
k�2
1.5
k�2
TRIGGEROE_BAR
RESET_BAR
TEST
To Controller
FromController
Master Clock(6−48 MHz)
DigitalI/O
Power1
DigitalCore
Power1AnalogPower1
AnalogPower1
AnalogGround
DigitalGround
SADDR
VDD_SLVS
HiSPi Powereither 0.4 V(SLVS) or
1.8 V (HiVCM)1
VDD_PLL
PLLPower1
SLVS3_P
SLVS3_N
SLVSC_P
SLVSC_N
VDD VDD_SLVS
SHUTTER
Figure 2. Typical Configuration: Serial Four−LaneHiSPi Interface
AR0238
www.onsemi.com5
1. All power supplies must be adequately decoupled.2. ON Semiconductor recommends a resistor value of 1.5 k�, but a greater value may be used for slower two−wire speed.3. The serial interface output pads can be left unconnected if the parallel output interface is used.4. ON Semiconductor recommends that 0.1 �F and 10 �F decoupling capacitors for each power supply are mounted as close as possible
to the pad. Actual values and results may vary depending on the layout and design considerations. Refer to the AR0237AT demoheadboard schematics for circuit recommendations.
5. ON Semiconductor recommends that analog power planes are placed in a manner such that coupling with the digital power planes isminimized.
6. I/O signals voltage must be configured to match VDD_IO voltage to minimize any leakage currents.7. The EXTCLK input is limited to 6−48 MHz.
Notes:
FRAME_VALID
LINE_VALID
PIXCLK
FLASH
VDD_IO VDD VAA VAA_PIX
AGNDDGND
VAA_PIXVAAVDD_IO VDD
EXTCLK
SDATASCLK
1.5
k�2
1.5
k�2
TRIGGER
OE_BAR
RESET_BAR
TEST
To Controller
FromController
Master Clock(6−48 MHz)
DigitalI/O
Power1
DigitalCore
Power1AnalogPower1
AnalogPower1
AnalogGround
DigitalGround
DOUT[11:0]
SADDR
PLLPower1
VDD_PLL
VDD_PLL
SHUTTER
Figure 3. Typical Configuration: Parallel Pixel Data Interface
AR0238
www.onsemi.com6
6
7
8
9
10
11
12
13
14
15
16
17
18
444546474812345
42
41
40
39
38
37
36
35
34
33
32
31
19 3029282726252423222120
SLV
SC
_N
SLV
S1_
P
SLV
S1_
N
SLV
S0_
P
SLV
S0_
N
VD
D_S
LVS
VD
D
SLV
S3_
P
SLV
S3_
N
SLV
S2_
P
SLV
S2_
N
SLV
SC
_P
DGND
VDD_PLL
EXTCLK
VAA
AGND
VDD_IO
VDD
DGND
Reserved
VAA
AGND
DGND
SA
DD
R
SD
AT
A
TE
ST
FLA
SH
VD
D_I
O
VD
D
VD
D_I
O
SH
UT
TE
R
TR
IGG
ER
OE
_BA
R
RE
SE
T_B
AR
SC
LK
VDD_IO
VDD
DGND
AGND
VAA_PIX
VAA
ATEST
VAA
VAA_PIX
AGND
DGND
VDD
(Top View − Lead Down)
Figure 4. HiSPi 48−Lead mPLCC Package
43
AR0238
www.onsemi.com7
Table 3. PIN DESCRIPTIONS, HiSPi 48−Lead mPLCC
DS Name mPLCC Pin Type Description
SLVSC_N 1 Output HiSPi serial DDR clock differential N
SLVS1_P 2 Output HiSPi serial data, lane 1, differential P
SLVS1_N 3 Output HiSPi serial data, lane 1, differential N
SLVS0_P 4 Output HiSPi serial data, lane 0, differential P
SLVS0_N 5 Output HiSPi serial data, lane 0, differential N
VDD_SLVS 6 Power 0.3 V−0.6 V or 1.7 V − 1.9 V port to HiSPi Output Driver. Set the High_VCM(R0x306E[9]) bit to 1 when configuring VDD_SLVS to 1.7 V – 1.9 V.
DGND 7, 14, 18, 32, 40 Power Digital ground
VDD_PLL 8 Power PLL power, 2.8 V nominal
EXTCLK 9 Input External input clock
VAA 10, 16, 35, 37 Power Analog power, 2.8 V nominal
AGND 11, 17, 33, 39 Power Analog ground.
VDD_IO 12, 20, 30, 42 Power I/O supply power, 1.8/2.8 V nominal
VDD 13, 19, 31, 41, 43 Power Digital power, 1.8 V nominal
Reserved 15 − Reserved, NC
FLASH 21 Output Flash control output
TEST 22 Input Manufacturing test enable pin (connect to Dgnd)
SDATA 23 I/O Two−Wire Serial data I/O
SADDR 24 Input Two−Wire Serial address select. 0: 0x20. 1: 0x30
SCLK 25 Input Two−Wire Serial clock input
RESET_BAR 26 Input Asynchronous reset (active LOW). All settings are restored to factory default.
OE_BAR 27 Input Output enable (active LOW)
TRIGGER 28 Input Exposure synchronization input
SHUTTER 29 Output Control for external mechanical shutter. Can be left floating if not used.
VAA_PIX 34, 38 Power Pixel power, 2.8 V nominal
ATEST 36 − Reserved, NC
SLVS3_P 44 Output HiSPi serial data, lane 3, differential P
SLVS3_N 45 Output HiSPi serial data, lane 3, differential N
SLVS2_P 46 Output HiSPi serial data, lane 2, differential P
SLVS2_N 47 Output HiSPi serial data, lane 2, differential N
SLVSC_P 48 Output HiSPi serial DDR clock differential P
NOTE: The 36 thermal connection pads should be all soldered to DGND plane for better thermal conductivity. Refer to PACKAGEDIMENSIONS for details..
AR0238
www.onsemi.com8
346
7
8
9
10
11
12
13
14
15
16
17
18
444546474812345
42
41
40
39
38
37
36
35
34
33
32
31
0319 282726252423222120
DO
UT
6
DO
UT
7
DO
UT
8
DO
UT
9
DO
UT
10
DO
UT
11
DO
UT
0
DO
UT
1
DO
UT
2
DO
UT
3
DO
UT
4
DO
UT
5
DGND
VDD_PLL
EXTCLK
VAA
AGND
VDD_IO
VDD
DGND
Reserved
VAA
AGND
VDD
DG
ND
TE
ST
FR
AM
E_V
ALI
D
PIX
CLK
FLA
SH
VD
D_I
O
VD
D
VD
D_I
O
SC
LK
SA
DD
R
LIN
E_V
ALI
D
SD
ATA
VDD_IO
(Top View − Lead Down)
VDD
DGND
AGND
VAA_PIX
VAA
AGND
ATEST
SHUTTER
TRIGGER
OE_BAR
REST_BAR
Figure 5. 48−Lead Parallel mPLCC
29
AR0238
www.onsemi.com9
Table 4. 48−Lead PARALLEL mPLCC
Name mPLCC Pin Type Description
DOUT6 1 Output Data output 6
DOUT7 2 Output Data output 7
DOUT8 3 Output Data output 8
DOUT9 4 Output Data output 9
DOUT10 5 Output Data output 10
DOUT11 6 Power Data output 11
DGND 7, 14, 24, 40 Power Digital ground
VDD_PLL 8 Power PLL power, 2.8 V nominal
EXTCLK 9 Input External input clock
VAA 10, 16, 37 Power Analog power, 2.8 V nominal
AGND 11, 17, 36, 39 Power Analog Ground
VDD_IO 12, 19, 29, 42 Power I/O supply power, 1.8/2.8 V nominal
VDD 13, 18, 30, 41 Power Digital power, 1.8 V nominal
Reserved 15 − Reserved, NC
FLASH 20 Power Flash control output
PIXCLK 21 Output Pixel Clock
FRAME_VALID 22 Output Frame Valid
TEST 23 Input Manufacturing test enable pin (connect to DGNG)
SDATA 25 I/O Two−Wire Serial data I/O
LINE_VALID 26 Output Line Valid
SADDR 27 Input Two−Wire Serial address select. 0: 0x20, 1: 0x30
SCLK 28 Input Two−Wire Serial clock input
RESET_BAR 31 Input Asynchronous reset (active LOW). All settings are restored to factory default
OE_BAR 32 Input Output enable (active LOW)
TRIGGER 33 Input Exposure synchronization input
SHUTTER 34 Output Control for external mechanical shutter. Can be left floating if not used.
ATEST 35 − Reserved, NC
VAA_PIX 38 Power Pixel power, 2.8 V nominal
DOUT0 43 Output Data Output 0
DOUT1 44 Output Data Output 1
DOUT2 45 Output Data Output 2
DOUT3 46 Output Data Output 3
DOUT4 47 Output Data Output 4
DOUT5 48 Output Data Output 5
NOTE: The 29 thermal connection pads should be all soldered to DGND plane for better thermal conductivity. Refer to PACKAGEDIMENSIONS for details.
AR0238
www.onsemi.com10
PIXEL DATA FORMAT
PIXEL ARRAY STRUCTUREWhile the sensor’s format is 1928 x1088, additional active
columns and active rows are included for use whenhorizontal or vertical mirrored readout is enabled, to allow
readout to start on the same pixel. The pixel adjustment isalways performed for mono−chrome or color versions. Theactive area is surrounded with optically transparent dummypixels to improve image uniformity within the active area.Not all dummy pixels or barrier pixels can be read out.
1944
1116
Light Dummy Pixel Active Pixel
10 Barrier + 4 Border Pixels
1928 × 10885.78 × 3.26 mm2 Barrier + 6 Border Pixels
10 Barrier + 4 Border Pixels
2 Barrier + 6 Border Pixels
Figure 6. Pixel Array Description
AR0238
www.onsemi.com11
Active Pixel (0,0)Array Pixel (0, 0)R
owR
eadout Direction
G
B
G
B
G
B
R
G
R
G
R
G
R
G
R
G
R
G
R
G
R
G
R
G
R
G
R
G
R
G
G
B
G
B
G
B
G
B
G
B
G
B
G
B
G
B
G
B
Column Readout Direction
Figure 7. Pixel Color Pattern Detail (RGB) (Top Right Corner)
Figure 8. Pixel Color Pattern Detail (RGB−IR) (Top Right Corner)
GB
G
R
Column Readout Direction
Row
Rea
dout
Dire
ctio
n
Active Pixel (0, 0)Array Pixel (0, 0)
…
…
GB R GG
IR G IR G IR G IR
G
R GB R GG
IR G IR G IR G IR
G B
DEFAULT READOUT ORDERBy convention, the sensor core pixel array is shown with
pixel (0,0) in the top right corner (see Figure 7). This reflectsthe actual layout of the array on the die. Also, the first pixeldata read out of the sensor in default condition is that of pixel(10, 14).
When the sensor is imaging, the active surface of thesensor faces the scene as shown in Figure 9. When the imageis read out of the sensor, it is read one row at a time, with therows and columns sequenced as shown in Figure 9.
AR0238
www.onsemi.com12
Lens
Pixel (0,0)
RowReadoutOrder
Column Readout Order
SceneSensor (Rear View)
Figure 9. Imaging a Scene
FEATURES OVERVIEWFor a complete description, recommendations, and usage
guidelines for product features, refer to the AR0238Developer Guide.
3.0 �m Dual Conversion Gain PixelTo improve the low light performance and keep the high
dynamic range, a large (3.0 um) dual conversion gain pixelis implemented for better image optimization. With a dualconversion gain pixel, the conversion gain of the pixel maybe dynamically changed to better adapt the pixel responsebased on dynamic range of the scene. This gain can beswitched manually or automatically by an auto exposurecontrol module.
HDRBy default, the sensor powers up in Linear Mode. One can
change to HDR Mode. The HDR scheme used ismulti−exposure HDR. This allows the sensor to handle up to96 dB of dynamic range. In HDR mode, the sensorsequentially captures two exposures by maintaining twoseparate read and reset pointers that are interleaved withinthe rolling shutter readout. The exposure ratio may be set to4x, 8x, 16x, or 32x. Sensor also provides flexibility tochoose any exposure ratio by setting number of t2 exposurerows indepen− dent of the t1 exposure. The data will beoutput as line interleaved data as described in the T1/T2 LineInterleaved Mode section. There is also an option to outputeither T1 only or T2 only.
RESOLUTIONThe active array supports a maximum of 1928x1088
pixels to support 1080p resolution. Utilizing a 3.0 um pixelwill result in an optical format of 1/2.7−inch (approximately6.6 mm diagonal).
FRAME RATEAt full (1080p) resolution, the AR0238 is capable of
running up to 60 fps in linear mode and 30 fps in lineinterleaved mode.
IMAGE ACQUISITION MODEThe AR0238 supports two image acquisition modes:
• Electronic rolling shutter (ERS) modeThis is the normal mode of operation. When the AR0238
is streaming, it generates frames at a fixed rate, and eachframe is integrated (exposed) using the ERS. When ERSmode is in use, timing and control logic within the sensorsequences through the rows of the array, resetting and thenreading each row in turn. In the time interval between reset−ting a row and subsequently reading that row, the pixels inthe row integrate incident light. The integration (exposure)time is controlled by varying the time between row reset androw readout. For each row in a frame, the time between rowreset and row readout is the same, leading to a uniformintegration time across the frame. When the integration timeis changed (by using the two−wire serial interface to changeregister settings), the timing and control logic controls thetransition from old to new integration time in such a way thatthe stream of output frames from the AR0238 switchescleanly from the old integration time to the new while onlygenerating frames with uniform integration. See “Changesto Integration Time” in the AR0238 Register Reference.• Global reset mode.
This mode can be used to acquire a single image at thecurrent resolution. In this mode, the end point of the pixelintegration time is controlled by an externalelectromechanical shutter, and the AR0238 provides controlsignals to interface to that shutter. The benefit of using anexternal electromechanical shutter is that it eliminates thevisual artifacts associated with ERS operation. Visualartifacts arise in ERS operation, particularly at low framerates, because an ERS image effectively integrates each rowof the pixel array at a different point in time.
EMBEDDED DATA AND STATISTICSThe AR0238 has the capability to output image data and
statistics embedded within the frame timing. There are twotypes of information embedded within the frame readout.
AR0238
www.onsemi.com13
• Embedded Data:If enabled, these are displayed on the two rowsimmediately before the first active pixel row isdisplayed.
• Embedded Statistics:If enabled, these are displayed on the two rowsimmediately after the last active pixel row is displayed.
MULTI−CAMERA SYNCHRONIZATION
SLAVE MODEThe slave mode feature of the AR0238 supports triggering
the start of a frame readout from an input signal that issupplied from an external ASIC. The slave mode signalallows for precise control of frame rate and register changeupdates.
Context Switching and Register UpdatesThe user has the option of using the highly configurable
context memory, or a simplified implementation in which
only a subset of registers is available for switching. TheAR0238 supports a highly configurable context switchingRAM of size 256 x 16. Within this Context Memory,changes to any register may be stored. The register set foreach context must be the same, but the number of contextsand registers per context are limited only by the size of thecontext memory.
Alternatively, the user may switch between twopredefined register sets A and B by writing to a contextswitch change bit. When the context switch is configured tocontext A the sensor will reference the context A registers.If the context switch is changed from A to B during thereadout of frame n, the sensor will then reference the contextB coarse_integration_time registers in frame n+1 and allother context B registers at the beginning of reading framen+2. The sensor will show the same behavior when changingfrom context B to context A. The registers listed in Table 5are context−switchable:
Table 5. LIST OF CONFIGURABLE REGISTERS FOR CONTEXT A AND CONTEXT B
Context A Context B
Register Description Register Description
coarse_integration_time coarse_integration_time_cb
line_length_pck line_length_pck_cb
frame_length_lines frame_length_lines_cb
row_bin row_bin_cb
col_bin col_bin_cb
fine_gain fine_gain_cb
coarse_gain coarse_gain_cb
coarse_integration_time2 coarse_integration_time2_cb
dcg_manual_set dcg_manual_set_cb
dcg_manual_set_t1 dcg_manual_set_t1_cb
bypass_pix_comb bypass_pix_cb
coarse_gain_t1 coarse_gain_t1_cb
fine_gain_t1 fine_gain_t1_cb
x_addr_start x_addr_start_cb
y_addr_start y_addr_start_cb
x_addr_end x_addr_end_cb
y_addr_end y_addr_end_cb
y_odd_inc y_odd_inc_cb
x_odd_inc x_odd_inc_cb
green1_gain green1_gain_cb
blue_gain blue_gain_cb
red_gain red_gain_cb
green2_gain green2_gain_cb
global_gain global_gain_cb
operation_mode_ctrl operation_mode_ctrl_cb
bypass_pix_comb bypass_pix_comb_cb
AR0238
www.onsemi.com14
ANALOG/DIGITAL GAINSA programmable analog gain of 1.0x to 16x (linear and
HDR) applied simultaneously to all color channels will befeatured along with a digital gain of 1x to 16x that may beconfigured on a per color channel basis. Analog gain can beapplied per exposure in line interleaved mode.
SKIPPING/BINNING MODESThe AR0238 supports subsampling. Subsampling allows
the sensor to read out a smaller set of active pixels by eitherskipping, binning, or summing pixels within the readoutwindow. Horizontal binning is achieved in the digitalreadout. The sensor will sample the combined 2x adjacentpixels within the same color plane. Vertical row binning isapplied in the pixel readout. Row binning can be configuredas 2x rows within the same color plane. Pixel skipping canbe configured up to 2x in both the x−direction andy−direction. Skipping pixels in the x−direction will notreduce the row time. Skipping pixels in the y direction willreduce the number of rows from the sensor effectivelyreducing the frame time. Skipping will introduce imageartifacts from aliasing.
The AR0238 supports row wise vertical binning. Rowwise vertical summing is only supported in monochromesensors.
CLOCKING OPTIONSThe sensor contains a phase−locked loop (PLL) that is
used for timing generation and control. The required VCOclock frequency is attained through the use of a pre−PLLclock divider followed by a multiplier. The PLL multipliershould be an even integer. If an odd integer (M) isprogrammed, the PLL will default to the lower (M−1) valueto maintain an even multiplier value. The multiplier isfollowed by a set of dividers used to generate the outputclocks required for the sensor array, the pixel analog anddigital readout paths, and the output parallel and serialinterfaces. Use of the PLL is required when using the HiSPiinterface.
TEMPERATURE SENSORThe AR0238 sensor has a built-in PTAT-based
temperature sensor, accessible through registers, that iscapable of measuring die junction temperature. The valueread out from the temperature sensor register is an ADCoutput value that needs to be converted downstream to afinal temperature value in degrees Celsius. Since the PTATdevice characteristic response is quite linear in thetemperature range of operation required, a simple linearfunction can be used to convert the ADC output value to thefinal temperature in degrees Celsius.
A single reference point will be made available viaregister read as well as a slope for back−calculating thejunction temperature value. An error of +/-5% or better overthe full specified operating range of the sensor is to beexpected.
SILICON / FIRMWARE / SEQUENCER REVISIONINFORMATION
A revision register will be provided to read out (via I2C)silicon and sequencer/OTPM revision information. Thiswill be helpful to distinguish among different lots of materialif there are future OTPM or sequencer revisions.
LENS SHADING CORRECTIONThe latest lens shading correction algorithm will be
included for potential low Z height applications.
COMPRESSIONWhen the AR0238 is configured for linear mode
operation, the sensor can optionally compress 12−bit data to10−bit using A−law compression. The A−law compressionis disabled by default.
PACKAGINGThe AR0238 will be offered in a 11.43 x 11.43 48−Lead
mPLCC package.
PARALLEL INTERFACEThe parallel pixel data interface uses these output−only
signals:• FRAME_VALID
• LINE_VALID
• PIXCLK
• DOUT[11:0]
HIGH SPEED SERIAL PIXEL (HISPI) INTERFACEThe HiSPi interface supports three protocols,
Streaming−S, Streaming−SP, and Packetized SP. Thestreaming protocols conform to a standard video applicationwhere each line of active or intra−frame blanking providedby the sensor is transmitted at the same length. ThePacketized SP protocol will transmit only the active dataignoring line−to−line and frame−to−frame blanking data.
The HiSPi interface building block is a unidirectionaldifferential serial interface with four data and one doubledata rate (DDR) clock lanes. One clock for every four serialdata lanes is provided for phase alignment across multiplelanes. The AR0238 supports serial data widths of 10 or 12bits on one, two, or four lanes. The specification includes aDLL to compensate for differences in group delay for eachdata lane. The DLL is connected to the clock lane and eachdata lane, which acts as a control master for the output delaybuffers. Once the DLL has gained phase lock, each lane canbe delayed in
1/8 unit interval (UI) steps. This additional delay allowsthe user to increase the setup or hold time at the receivercircuits and can be used to compensate for skew introducedin PCB design. Delay compensation may be set for clockand/or data lines in the hispi_timing register R0x31C0. If theDLL timing adjustment is not required, the data and clocklane delay settings should be set to a default code of 0x0000to reduce jitter, skew, and power dissipation.
AR0238
www.onsemi.com15
SENSOR CONTROL INTERFACEThe two−wire serial interface bus enables read/write
access to control and status registers within the AR0238.The interface protocol uses a master/slave model in whicha master controls one or more slave devices. The sensor actsas a slave device. The master generates a clock (SCLK) thatis an input to the sensor and is used to synchronize transfers.
Data is transferred between the master and the slave on abidirectional signal (SDATA). SDATA is pulled up to VDD_IOoff−chip by a 1.5 k� resistor. Either the slave or master
device can drive SDATA LOW−the interface protocoldetermines which device is allowed to drive SDATA at anygiven time. The two−wire serial interface can run at 100 kHzor 400 kHz.
T1/T2 LINE INTERLEAVED MODEThe AR0238 outputs the T1 and T2 exposures separately,
in a line interleaved format. The purpose of this is to enableoff chip HDR linear combination and processing. See theAR0238 Developer Guide for more information.
Wavelength (nm)
350
Qu
antu
m E
ffic
ien
cy (
%)
450 550 650 750 850 950 1050 1150
0
10
20
30
40
50
60
70
Red
Green (R)
Green (B)
Blue
Figure 10. Quantum Efficiency − RGB
AR0238
www.onsemi.com16
Wavelength (nm)
350
Qu
antu
m E
ffic
ien
cy (
%)
450 550 650 750 850 950 1050 1150
0
10
20
30
40
50
60
70
Red
Green (R)
Green (B)
Blue
IR
Figure 11. Quantum Efficiency − RGB−IR
CRA vs. Image Height Plot
Image Height CRA
(%) (mm) (deg)
Ch
ief
Ray
An
gle
(D
eg)
Image Height (%)
AR0237 CRA Characteristic
0 10 20 30 40 50 60 70 80 90 100 110
0
2
4
6
8
10
12
14
16
Figure 12. Chief Ray Angle Characteristics
0 0 0
5 0.166 0.62
10 0.332 1.24
15 0.498 1.86
20 0.664 2.48
25 0.830 3.10
30 0.996 3.72
35 1.162 4.34
40 1.328 4.96
45 1.494 5.58
50 1.660 6.20
55 1.826 6.82
60 1.992 7.44
65 2.158 8.06
70 2.324 8.68
75 2.491 9.30
80 2.657 9.92
85 2.823 10.54
90 2.989 11.16
95 3.155 11.78
100 3.321 12.40
AR0238
www.onsemi.com17
ELECTRICAL SPECIFICATIONSUnless otherwise stated, the following specifications
apply under the following conditions: VDD = 1.8 V –0.10/+0.15;VDD_IO = VDD_PLL = VAA = VAA_PIX = 2.8 V ± 0.3 V;VDD_SLVS = 0.4 V – 0.1/+0.2;TA = −30°C to +85°C;Output load = 10 pF;
Frequency = 74.25 MHz;HiSPi off.
TWO−WIRE SERIAL REGISTER INTERFACEThe electrical characteristics of the two−wire serial
register interface (SCLK, SDATA) are shown in Figure 13 andTable 6.
SDATA
SCLK
S Sr P S
tf tr tf trtSU;DAT tHD;STA
tSU;STOtSU;STA
tBUF
tHD;DAT tHIGH
tLOW
tHD;STA
NOTE: Read sequence: For an 8−bit READ, read waveforms start after WRITE command and register address areissued.
Figure 13. Two−Wire Serial Bus Timing Parameters
AR0238
www.onsemi.com18
Table 6. Two−Wire Serial Bus CharacteristicsfEXTCLK = 27 MHz; VDD = 1.8 V; VDD_IO = 2.8 V; VAA = 2.8 V; VAA_PIX = 2.8 V; VDD_PLL = 2.8 V; TA = 25°C
Parameter Symbol
Standard Mode Fast Mode
UnitMin Max Min Max
SCLK Clock Frequency fSCL 0 100 0 400 KHz
Hold time (repeated) START condition. After this period, the firstclock pulse is generated
tHD;STA 4.0 − 0.6 − �s
LOW period of the SCLK clock tLOW 4.7 − 1.3 − �s
HIGH period of the SCLK clock tHIGH 4.0 − 0.6 − �s
Set−up time for a repeated STARTcondition
tSU;STA 4.7 − 0.6 − �s
Data hold time tHD;DAT 0(Note 11)
3.45(Note 12)
0 (Note 13) 0.9(Note 12)
�s
Data set−up time tSU;DAT 250 − 100 (Note 13) − ns
Rise time of both SDATA and SCLK signals tr − 1000 20 + 0.1Cb(Note 14)
300 ns
Fall time of both SDATA and SCLK signals tf − 300 20 + 0.1Cb(Note 14)
300 ns
Set−up time for STOP condition tSU;STO 4.0 − 0.6 − �s
Bus free time between a STOP and START condition tBUF 4.7 − 1.3 − �s
Capacitive load for each bus line Cb − 400 − 400 pF
Serial interface input pin capacitance CIN_SI − 3.3 − 3.3 pF
SDATA max load capacitance CLOAD_SD − 30 − 30 pF
SDATA pull−up resistor RSD 1.5 4.7 1.5 4.7 k�
8. This table is based on I2C standard (v2.1 January 2000). Philips Semiconductor.9. Two−wire control is I2C−compatible.10.All values referred to VIHmin = 0.9 VDD and VILmax = 0.1 VDD levels. Sensor EXCLK = 27 MHz.11. A device must internally provide a hold time of at least 300 ns for the SDATA signal to bridge the undefined region of the falling edge of SCLK.12.The maximum tHD;DAT has only to be met if the device does not stretch the LOW period (tLOW) of the SCLK signal.13.A Fast−mode I2C−bus device can be used in a Standard−mode I2C−bus system, but the requirement tSU;DAT 250 ns must then be met.
This will automatically be the case if the device does not stretch the LOW period of the SCLK signal. If such a device does stretch the LOWperiod of the SCLK signal, it must output the next data bit to the SDATA line tr max + tSU;DAT = 1000 + 250 = 1250 ns (according to theStandard−mode I2C−bus specification) before the SCLK line is released.
14.Cb = total capacitance of one bus line in pF.
AR0238
www.onsemi.com19
I/O TIMINGBy default, the AR0238 launches pixel data, FV, and LV
with the falling edge of PIXCLK. The expectation is that theuser captures DOUT[11:0], FV, and LV using the rising edgeof PIXCLK.
See Figure 14 below and Table 7 on page 19 for I/Otiming (AC) characteristics.
EXTCLK
PIXCLK
Data[11:0]
LINE_VALID/FRAME_VALID
Pxl_0 Pxl_1 Pxl_2 Pxl_n
tPFLtPLL
tFPtRPtFtR
90% 90% 90% 90%
10% 10% 10% 10%
tEXTCLK
tPD
tPLHtPFH
FRAME_VALID Leads LINE_VALIDby 6 PIXCLKs
FRAME_VALID Trails LINE_VALIDby 6 PIXCLKs
Figure 14. I/O Timing Diagram
Table 7. I/O TIMING CHARACTERISTICS
Symbol Definition Condition Min Typ Max Unit
fEXTCLK1s Input Clock Frequency 6 – 48 MHz
tEXTCLK1 Input Clock Period 20.8 – 166 ns
tR Input Clock Rise Time – 3 – ns
tF Input Clock Fall Time – 3 – ns
tRP Pixclk Rise Time 2 3.5 5 ns
tFP Pixclk Fall Time 2 3.5 5 ns
Clock Duty Cycle 45 50 55 %
tCP EXTCLK to PIXCLK Propagation Delay Nominal Voltages,PLL Disabled
10 14 18 ns
fPIXCLK PIXCLK Frequency Default, NominalVoltages
6 – 74.25 MHz
tPD PIXCLK to Data Valid Default, NominalVoltages
0 2.5 5 ns
tPFH PIXCLK to FV HIGH Default, NominalVoltages
−2 3 6 ns
tPLH PIXCLK to LV HIGH Default, NominalVoltages
−2 3 6 ns
tPFL PIXCLK to FV LOW Default, NominalVoltages
−2 2.5 6 ns
tPLL PIXCLK to LV LOW Default, NominalVoltages
−2 2.5 6 ns
CLOAD Output Load Capacitance – < 10 – pF
CIN Input Pin Capacitance – 2.5 – pF
NOTE: I/O timing characteristics are measured under the following conditions:− Temperature is 25°C ambient− 10 pF load− 1.8 V I/O supply voltage
AR0238
www.onsemi.com20
DC ELECTRICAL CHARACTERISTICSThe DC electrical characteristics are shown in the tables
below.
Table 8. DC ELECTRICAL CHARACTERISTICS
Symbol Definition Condition Min Typ Max Unit
VDD Core digital voltage 1.7 1.8 1.95 V
VDD_IO I/O digital voltage 1.7/2.5 1.8/2.8 1.9/3.1 V
VAA Analog voltage 2.5 2.8 3.1 V
VAA_PIX Pixel supply voltage 2.5 2.8 3.1 V
VDD_PLL PLL supply voltage 2.5 2.8 3.1 V
VDD_SLVS HiSPi supply voltage 0.3 0.4 0.6 V
VIH Input HIGH voltage VDD_IO*0.7 – – V
VIL Input LOW voltage – – VDD_IO*0.3 V
IIN Input leakage current No pull−up resistor; VIN = VDD_IO orDGND
20 – – �A
VOH Output HIGH voltage VDD_IO−0.3 – – V
VOL Output LOW voltage – – 0.4 V
IOH Output HIGH current At specified VOH −22 – – mA
IOL Output LOW current At specified VOL – – 22 mA
Table 9. ABSOLUTE MAXIMUM RATINGS
Symbol Definition Condition Min Max Unit
VDD_MAX Core digital voltage –0.3 2.4 V
VDD_IO_MAX I/O digital voltage –0.3 4 V
VAA_MAX Analog voltage –0.3 4 V
VAA_PIX Pixel supply voltage –0.3 4 V
VDD_PLL PLL supply voltage –0.3 4 V
VDD_SLVS_MAX HiSPi I/O digital voltage –0.3 2.4 V
tST Storage temperature –40 85 °C
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionalityshould not be assumed, damage may occur and reliability may be affected.
AR0238
www.onsemi.com21
Table 10. 1080p30 LINEAR 74 MHZ PARALLEL 2.8 V (Operating currents are measured in mA at the following conditions: VAA = VAA_PIX = VDD_PLL = VDD_IO = 2.8 V; VDD = 1.8 V; PLLEnabled and PIXCLK = 74.25 MHz; Low power mode enabled; TA = 25°C)
Definition Condition Symbol Voltage Min Typ Max Unit
Digital Operating Current Streaming 1080p30 IDD 1.8 20 34 50 mA
I/O Digital Operating Current Streaming 1080p30 IDD_IO 2.8 15 28 50 mA
Analog Operating Current Streaming 1080p30 IAA 2.8 15 26 50 mA
Pixel Supply Current Streaming 1080p30 IAA_PIX 2.8 1 3 7 mA
PLL Supply Current Streaming 1080p30 IDD_PLL 2.8 5.5 6.4 7 mA
Power 138.2 238.72 409.2 mW
Table 11. 1080p30 LINEAR 74 MHZ PARALLEL 1.8 V (Operating currents are measured in mA at the following conditions: VAA = VAA_PIX = VDD_PLL = 2.8 V; VDD = VDD_IO = 1.8 V; PLLEnabled and PIXCLK = 74.25 MHz; Low power mode enabled; TA = 25°C Dark Image, 8× Analog Gain, HCG, 20 ms integration time)
Definition Condition Symbol Voltage Min Typ Max Unit
Digital Operating Current Streaming 1080p30 IDD 1.8 20 34 50 mA
I/O Digital Operating Current Streaming 1080p30 IDD_IO 1.8 10 14 30 mA
Analog Operating Current Streaming 1080p30 IAA 2.8 15 26 50 mA
Pixel Supply Current Streaming 1080p30 IAA_PIX 2.8 1 3 7 mA
PLL Supply Current Streaming 1080p30 IDD_PLL 2.8 5.5 6.4 7 mA
Power 114.2 185.52 323.2 mW
Table 12. 1080p30 LINEAR 74 MHZ HISPI SLVS (Operating currents are measured in mA at the following conditions: VAA = VAA_PIX = VDD_PLL = 2.8 V; VDD = VDD_IO = 1.8 V;VDD_SLVS = 0.4 V; PLL Enabled and PIXCLK = 74.25 MHz; 4−lane HiSPi mode; Low power mode enabled; TA = 25°C Dark Image, 8× Analog Gain, HCG, 20 ms integration time)
Definition Condition Symbol Voltage Min Typ Max Unit
Digital Operating Current Streaming 1080p30 IDD 1.8 25 44 65 mA
Analog Operating Current Streaming 1080p30 IAA 2.8 15 26 50 mA
Pixel Supply Current Streaming 1080p30 IAA_PIX 2.8 1 3 7 mA
PLL Supply Current Streaming 1080p30 IDD_PLL 2.8 6 7.5 8.5 mA
SLVS Supply Current Streaming 1080p30 IDD_SLVS 0.4 6 9.5 14 mA
Power 109 185.2 306 mW
Table 13. 1080p30 LINEAR 74 MHZ HISPI HIVCM (Operating currents are measured in mA at the following conditions: VAA = VAA_PIX = VDD_PLL = 2.8 V; VDD = VDD_IO = VDD_SLVS =1.8 V; PLL Enabled and PIXCLK = 74.25 MHz; 4−lane HiSPi mode; Low power mode enabled; TA = 25°C Dark Image, 8× Analog Gain,HCG, 20 ms integration time)
Definition Condition Symbol Voltage Min Typ Max Unit
Digital Operating Current Streaming 1080p30 IDD 1.8 25 44 65 mA
Analog Operating Current Streaming 1080p30 IAA 2.8 15 26 50 mA
Pixel Supply Current Streaming 1080p30 IAA_PIX 2.8 1 3 7 mA
PLL Supply Current Streaming 1080p30 IDD_PLL 2.8 6 7.5 8.5 mA
SLVS Supply Current Streaming 1080p30 IDD_SLVS 1.8 12 20 35 mA
Power 128.2 217.4 363.4 mW
AR0238
www.onsemi.com22
Table 14. 1080p60 LINEAR 74 MHZ HISPI SLVS (Operating currents are measured in mA at the following conditions: VAA = VAA_PIX = VDD_PLL = 2.8 V; VDD = VDD_IO = 1.8 V;VDD_SLVS = 0.4 V; PLL Enabled and PIXCLK = 74.25 MHz; 4−lane HiSPi mode; TA= 25°C Dark Image, 8× Analog Gain, HCG, 20 msintegration time)
Definition Condition Symbol Voltage Min Typ Max Unit
Digital Operating Current Streaming 1080p60 IDD 1.8 50 88 130 mA
Analog Operating Current Streaming 1080p60 IAA 2.8 20 36 60 mA
Pixel Supply Current Streaming 1080p60 IAA_PIX 2.8 1 4 8 mA
PLL Supply Current Streaming 1080p60 IDD_PLL 2.8 7 8.5 9.5 mA
SLVS Supply Current Streaming 1080p60 IDD_SLVS 0.4 6 9.5 14 mA
Power 170.8 298 442.6 mW
Table 15. 1080p60 LINEAR 74 MHZ HISPI HIVCM(Operating currents are measured in mA at the following conditions: VAA = VAA_PIX = VDD_PLL = 2.8 V; VDD = VDD_IO = 1.8 V;VDD_SLVS = 1.8 V; PLL Enabled and PIXCLK = 74.25 MHz; 4−lane HiSPi mode; TA= 25°C Dark Image, 8× Analog Gain, HCG, 20 msintegration time)
Definition Condition Symbol Voltage Min Typ Max Unit
Digital Operating Current Streaming 1080p60 IDD 1.8 50 88 130 mA
Analog Operating Current Streaming 1080p60 IAA 2.8 20 36 60 mA
Pixel Supply Current Streaming 1080p60 IAA_PIX 2.8 1 4 8 mA
PLL Supply Current Streaming 1080p60 IDD_PLL 2.8 7 8.5 9.5 mA
SLVS Supply Current Streaming 1080p60 IDD_SLVS 1.8 12 20 35 mA
Power 190 330.2 500 mW
Table 16. 1080p30 LINE−INLEAVED 74MHZ HISPI SLVS (Operating currents are measured in mA at the following conditions: VAA = VAA_PIX = VDD_PLL = 2.8 V; VDD = VDD_IO = 1.8 V;VDD_SLVS = 0.4 V; PLL Enabled and PIXCLK = 74.25 MHz; 4−lane HiSPi mode; TA= 25°C Dark Image, 8× Analog Gain, HCG, 20 msintegration time)
Definition Condition Symbol Voltage Min Typ Max Unit
Digital Operating Current Streaming 1080p30 IDD 1.8 50 88 130 mA
Analog Operating Current Streaming 1080p30 IAA 2.8 20 36 60 mA
Pixel Supply Current Streaming 1080p30 IAA_PIX 2.8 1 4 8 mA
PLL Supply Current Streaming 1080p30 IDD_PLL 2.8 7 8.5 9.5 mA
SLVS Supply Current Streaming 1080p30 IDD_SLVS 0.4 6 9.5 14 mA
Power 170.8 298 442.6 mW
Table 17. 1080p30 LINE−INLEAVED 74MHZ HISPI HIVCM(Operating currents are measured in mA at the following conditions: VAA = VAA_PIX = VDD_PLL = 2.8 V; VDD = VDD_IO = 1.8 V;VDD_SLVS = 1.8 V; PLL Enabled and PIXCLK = 74.25 MHz; 4−lane HiSPi mode; TA= 25°C Dark Image, 8× Analog Gain, HCG, 20 msintegration time)
Definition Condition Symbol Voltage Min Typ Max Unit
Digital Operating Current Streaming 1080p30 IDD 1.8 50 88 130 mA
Analog Operating Current Streaming 1080p30 IAA 2.8 20 36 60 mA
Pixel Supply Current Streaming 1080p30 IAA_PIX 2.8 1 4 8 mA
PLL Supply Current Streaming 1080p30 IDD_PLL 2.8 7 8.5 9.5 mA
SLVS Supply Current Streaming 1080p30 IDD_SLVS 1.8 12 20 35 mA
Power 190 330.2 500 mW
AR0238
www.onsemi.com23
HiSPi ELECTRICAL SPECIFICATIONSThe ON Semiconductor AR0238 sensor supports both
SLVS and HiVCM HiSPi modes. Refer to the High-SpeedSerial Pixel (HiSPi) Interface Physical Layer Specificationv2.00.00 for electrical definitions, specifications, andtiming information. The VDD_SLVS supply in this datasheet
corresponds to VDD_TX in the HiSPi Physical LayerSpecification. Similarly, VDD is equivalent to VDD_HiSPias referenced in the specification. The DLL as implementedon AR0238 is limited in the number of available delay stepsand differs from the HiSPi specification as described in thissection.
Table 18. CHANNEL SKEWMeasurement Conditions: VDD_HiSPi = 1.8 V; VDD_HiSPi_TX = 0.4V; Data Rate = 480 Mbps;DLL set to 0
Data Lane Skew in Reference to Clock tCHSKEW1PHY −150 ps
AR0238
www.onsemi.com24
POWER−ON RESET AND STANDBY TIMING
POWER−UP SEQUENCEThe recommended power−up sequence for the AR0238 is
shown in Figure 15. The available power supplies(VDD_IO, VDD, VDD_SLVS, VDD_PLL, VAA,VAA_PIX) must have the separation specified below.
1. Turn on VDD_PLL power supply.2. After 100 �s, turn on VAA and VAA_PIX power
supply.3. 3. After 100 �s, turn on VDD_IO power supply.4. After 100 �s, turn on VDD power supply.
5. After 100 �s, turn on VDD_SLVS power supply.6. After the last power supply is stable, enable
EXTCLK.7. Assert RESET_BAR for at least 1 ms. The parallel
interface will be tri−stated during this time.8. Wait 150000 EXTCLKs (for internal initialization
into software standby.9. Configure PLL, output, and image settings to
desired values.10. Wait 1ms for the PLL to lock.11. Set streaming mode (R0x301a[2] = 1).
EXTCLK
VDD_SLVS (0.4)
VAA_PIXVAA (2.8)
VDD_IO (1.8/2.8)
VDD (1.8)
VDD_PLL (2.8) t0
t1
t2
t3
t4t5 t6
tX HardReset
InternalInitialization
SoftwareStandby PLL Lock Streaming
RESET_BAR
Figure 15. Power Up
Table 19. POWER−UP SEQUENCE
Definition Symbol Min Typ Max Unit
VDD_PLL to VAA/VAA_PIX (Note 17) t0 0 100 – �s
VAA/VAA_PIX to VDD_IO t1 0 100 – �s
VDD_IO to VDD t2 0 100 – �s
VDD to VDD_SLVS t3 0 100 – �s
Xtal settle time tx – 30(Note 15)
– ms
Hard Reset t4 1(Note 16)
– – ms
Internal Initialization t5 150000 – – EXTCLKs
PLL Lock Time t6 1 – – ms
15.Xtal settling time is component−dependent, usually taking about 10 – 100 ms.16.Hard reset time is the minimum time required after power rails are settled. In a circuit where Hard reset is held down by RC circuit, then the
RC time must include the all power rail settle time and Xtal settle time.17. It is critical that VDD_PLL is not powered up after the other power supplies. It must be powered before or at least at the same time as the
others. If the case happens that VDD_PLL is powered after other supplies then sensor may have functionality issues and will experiencehigh current draw on this supply.
AR0238
www.onsemi.com25
POWER−DOWN SEQUENCEThe recommended power−down sequence for the
AR0238 is shown in Figure 16. The available powersupplies (VDD_IO, VDD, VDD_SLVS, VDD_PLL, VAA,
VAA_PIX) must have the separation specified below.1. Disable streaming if output is active by setting
standby R0x301a[2] = 0
2. The soft standby state is reached after the currentrow or frame, depending on configuration, hasended.
3. Turn off VDD_SLVS.4. Turn off VDD.5. Turn off VDD_IO.6. Turn off VAA/VAA_PIX.7. Turn off VDD_PLL.
EXTCLK
VDD_PLL (2.8)
VDD_IO (1.8/2.8)
VDD (1.8)
VDD_SLVS (0.4)
t0
Power Down until NextPower Up Cycle
t1
t2
t3
t4
VAA_PIXVAA (2.8)
Figure 16. Power Down
Table 20. POWER−DOWN SEQUENCE
Definition Symbol Min Typ Max Unit
VDD_SLVS to VDD t0 0 – – �s
VDD to VDD_IO t1 0 – – �s
VDD_IO to VAA/VAA_PIX t2 0 – – �s
VAA/VAA_PIX to VDD_PLL t3 0 – – �s
Power Down until Next Power Up Time t4 100 – – ms
NOTE: t4 is required between power down and next power up time; all decoupling caps from regulators must be completely discharged.
PLCC48 11.43x11.43 (HiSPi)CASE 776AQ
ISSUE FDATE 18 DEC 2019
XXXX = Specific Device CodeY = YearZZZ = Lot Traceability
*This information is generic. Please refer todevice data sheet for actual part marking.Pb−Free indicator, “G” or microdot “�”, mayor may not be present. Some products maynot follow the Generic Marking.
GENERICMARKING DIAGRAM*
MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regardingthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specificallydisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor therights of others.
98AON99907FDOCUMENT NUMBER:
DESCRIPTION:
Electronic versions are uncontrolled except when accessed directly from the Document Repository.Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
PAGE 1 OF 1PLCC48 11.43x11.43 (HiSPi)
© Semiconductor Components Industries, LLC, 2018 www.onsemi.com
PLCC48 11.43x11.43 (Parallel)CASE 776AS
ISSUE DDATE 18 DEC 2019
XXXX = Specific Device CodeY = YearZZZ = Lot Traceability
*This information is generic. Please refer todevice data sheet for actual part marking.Pb−Free indicator, “G” or microdot “�”, mayor may not be present. Some products maynot follow the Generic Marking.
GENERICMARKING DIAGRAM*
MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regardingthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specificallydisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor therights of others.
98AON12147GDOCUMENT NUMBER:
DESCRIPTION:
Electronic versions are uncontrolled except when accessed directly from the Document Repository.Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
PAGE 1 OF 1PLCC48 11.43x11.43 (Parallel)
© Semiconductor Components Industries, LLC, 2018 www.onsemi.com
onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba “onsemi” or its affiliatesand/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property.A listing of onsemi’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. onsemi reserves the right to make changes at any time to anyproducts or information herein, without notice. The information herein is provided “as−is” and onsemi makes no warranty, representation or guarantee regarding the accuracy of theinformation, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or useof any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its productsand applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications informationprovided by onsemi. “Typical” parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance mayvary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. onsemi does not convey any licenseunder any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systemsor any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. ShouldBuyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates,and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or deathassociated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an EqualOpportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATIONTECHNICAL SUPPORTNorth American Technical Support:Voice Mail: 1 800−282−9855 Toll Free USA/CanadaPhone: 011 421 33 790 2910
LITERATURE FULFILLMENT:Email Requests to: [email protected]
onsemi Website: www.onsemi.com
Europe, Middle East and Africa Technical Support:Phone: 00421 33 790 2910For additional information, please contact your local Sales Representative
◊