analog elec

6
 ESE Online T est Series :  2015 Conventional Paper E & T : ELECTRONICS & TELECOMMUNICA TION ENGG. TEST - 8 | Analog Electronic Circuits Date: 15-03-2015 | Subj ect wi se T est Durat i on: 1½ hrs. Maximum Marks: 100 Read the following instructions carefully Read the following instructions carefully Read the following instructions carefully Read the following instructions carefully Read the following instructions carefully 1. Candidate should att emp t any FOUR FOUR FOUR FOUR FOU R questions out of five. Each question carries 25 marks. 2. Marks c arrie d by each su bdivisi on of a que stion is ind icate d at the end of su bdivis ion. 3. Ans wers mus t be written only in ENGLISH. 4. Assume s uitable data, if nec essary , and indicate the same clea rly . 5. Neat sketches may be drawn, wherever re quire d. Corporate Office (Delhi): 44-A/1 Kalu Sarai (Sarvapriya Vihar) , New Delhi-16, Ph:  011-45124612, 9958995830 Visit us at: www.madeeasy.in | E-mail us at: [email protected] Delhi | Hyderabad | Noida | Bhopal | Jaipur | Lucknow | Indore | Pune | Bhubaneswar | Kolkata © Copyright : MADE EASY ONLINE MODE

Upload: praveen-kumar

Post on 05-Nov-2015

223 views

Category:

Documents


0 download

DESCRIPTION

Question paper

TRANSCRIPT

  • ESE Online Test Series : 2015Conventional Paper

    E & T : ELECTRONICS & TELECOMMUNICATION ENGG.

    TEST - 8 | Analog Electronic CircuitsDate: 15-03-2015 | Subjectwise Test

    Duration: 1 hrs. Maximum Marks: 100

    Read the following instructions carefullyRead the following instructions carefullyRead the following instructions carefullyRead the following instructions carefullyRead the following instructions carefully

    1. Candidate should attempt any FOURFOURFOURFOURFOUR questions out of five. Each question carries 25 marks.

    2. Marks carried by each subdivision of a question is indicated at the end of subdivision.

    3. Answers must be written only in ENGLISH.

    4. Assume suitable data, if necessary, and indicate the same clearly.

    5. Neat sketches may be drawn, wherever required.

    Corporate Office (Delhi): 44-A/1 Kalu Sarai (Sarvapriya Vihar), New Delhi-16, Ph: 011-45124612, 9958995830Visit us at: www.madeeasy.in | E-mail us at: [email protected]

    Delhi | Hyderabad | Noida | Bhopal | Jaipur | Lucknow | Indore | Pune | Bhubaneswar | Kolkata

    Copyright : MADE EASY

    ONLINE MODE

  • Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata

    2 E & T Engineering Analog Electronic Circuits

    IOTET15

    Q.1Q.1Q.1Q.1Q.1 (a)(a)(a)(a)(a) Design a self bias circuit for a CE amplifier using an NPN transistor with = 100, the other details are:VCC = 12 V, VCEQ = 6 V, ICQ = 4 mA.

    [15 marks][15 marks][15 marks][15 marks][15 marks]

    (b)(b)(b)(b)(b) Consider the following circuit

    RD

    +VCC

    VS

    RS

    Rf

    RS

    V0

    gm = 5 mSRD = 5 kRS = 0.75 kRF = 20 k

    Calculate the ratio of voltage gain with feedback to voltage gain without feedback is [10 marks] [10 marks] [10 marks] [10 marks] [10 marks]

    Q.2Q.2Q.2Q.2Q.2 (a)(a)(a)(a)(a) In the basic differential amplifier of figure , Given : RC = 2 k; RE = 4.3 k, VCC = VEE = 5 V; 0 = 200,VBE = 0.7 V.

    VBE1

    B1

    V1 V2

    B2

    VBE2

    VCC

    RCRC iC1 iC2

    VO2VO1

    Q1 Q2

    iE1 iE2

    REIQ

    VEE

    Determine :(i) For V1 = V2 = 0, that is for both the inputs grounded, the values of quiescent currents and voltages,

    IBQ, ICQ, V01, V02, VCEQ.(ii) ADM, ACM and CMRR.

    [15 Marks][15 Marks][15 Marks][15 Marks][15 Marks]

  • 3ESE Online Test Series 2015 : Conventional Paper

    Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata IOTET15

    (b)(b)(b)(b)(b) Assuming forward voltage drop across diodes to be 0.7 V, draw the transfer characteristic of theclipper circuit shown in figure.

    1 k

    Vi V = 10 V

    1 k

    D

    5 V

    V0

    +

    [10 marks][10 marks][10 marks][10 marks][10 marks]

    Q.3Q.3Q.3Q.3Q.3 (a)(a)(a)(a)(a) For the circuit shown below,

    R2RD CC

    VL

    +

    +

    Vi

    CCriii

    iL

    RL

    CSRS

    +VDD

    R1

    Let gm = 2 mS, rds = 30 k, Rs = 3 k, RD = RL = 2 k, R1 = 200 k, R2 = 800 k and ri = 5 k. IfCC and CS are large and the amplifier is biased in the pinch off region find(a) Zin (b) AV (c) Ai

    [15 Marks][15 Marks][15 Marks][15 Marks][15 Marks]

    (b)(b)(b)(b)(b) A single phase full-wave rectifier with silicon diodes has a load of 2 kW. The transformer primaryvoltage is 230 rms with frequency of 50 Hz. If the step down transformer has a turns ratio of 10 : 1, whatis(i) The load voltage(ii) The load current(iii) The output power(iv) The frequency of the load voltage.

    [10 Marks][10 Marks][10 Marks][10 Marks][10 Marks]

  • Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata

    4 E & T Engineering Analog Electronic Circuits

    IOTET15

    Q.4Q.4Q.4Q.4Q.4 (a)(a)(a)(a)(a) Derive an expression for the closed loop gain V0\Vi of the circuit shown below. Assume ideal OP-AMP.

    R1Vi

    V0

    R2 R4R3

    [10 marks][10 marks][10 marks][10 marks][10 marks]

    (b)(b)(b)(b)(b) For the circuit shown, neglecting base currents find I0 and I1, I2, I3.

    I3I2I1+6 V

    10 k

    1.4 k Ro R1 300 R2 400 R3 500

    I0

    6 V

    [15 marks][15 marks][15 marks][15 marks][15 marks]

    Q.5Q.5Q.5Q.5Q.5 (a)(a)(a)(a)(a) For the circuit shown below, if the input is a constant V, show that the output V0(t) is given by adifferential equation

    +

    R2

    R3

    C

    V0

    ZF

    ViR1

    [15 Marks][15 Marks][15 Marks][15 Marks][15 Marks]

  • 5ESE Online Test Series 2015 : Conventional Paper

    Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata IOTET15

    (b)(b)(b)(b)(b) Shown below is a positive feedback arrangement to generate sinusoidal oscillation, 21

    5RR

    = .

    +

    R1

    R2

    N/W( ) f

    +

    V f0( )+( )

    V ff

    The feedback factor, 0

    ( )( )

    ( )fV f f

    V f= is

    [5 marks][5 marks][5 marks][5 marks][5 marks]

    (c)(c)(c)(c)(c) Given below is the shunt regulator circuit.

    VL

    IC IL

    RL= 100 + _VBE

    8.3 V+

    Iz

    Is

    125 Vi

    (+21 V)

    The collector current IC is[5 marks][5 marks][5 marks][5 marks][5 marks]