aic23 datasheet

7/23/2019 aic23 datasheet

1/44

MAY 2002 Digital Audio Products

Data Manual

SLWS106D


2/44

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,

enhancements, improvements, and other changes to its products and services at any time and to discontinue

any product or service without notice. Customers should obtain the latest relevant information before placing

orders and should verify that such information is current and complete. All products are sold subject to TIs terms

and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in

accordance with TIs standard warranty. Testing and other quality control techniques are used to the extent TI

deems necessary to support this warranty. Except where mandated by government requirements, testing of all

parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for

their products and applications using TI components. To minimize the risks associated with customer products

and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,

copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process

in which TI products or services are used. Information published by TI regarding thirdparty products or services

does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.

Use of such information may require a license from a third party under the patents or other intellectual propertyof the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without

alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction

of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for

such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that

product or service voids all express and any implied warranties for the associated TI product or service and

is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments

Post Office Box 655303

Dallas, Texas 75265

Copyright 2002, Texas Instruments Incorporated


3/44

iii

ContentsSection Title Page

1 Introduction 11. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

1.1 Features 11. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

1.2 Functional Block Diagram 13. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

1.3 Terminal Assignments 14. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

1.4 Ordering Information 14. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

1.5 Terminal Functions 15. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2 Specifications 21. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.1 Absolute Maximum Ratings Over Operating Free-Air

Temperature Range 21. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2.2 Recommended Operating Conditions 21. . . . . . . . . . . . . . . . . . . . . . . . . .

2.3 Electrical Characteristics Over Recommended OperatingConditions 22. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.3.1 ADC 22. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.3.2 DAC 23. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.3.3 Analog Line Input to Line Output 23. . . . . . . . . . . . . . . . . . . . . .

2.3.4 Stereo Headphone Output 24. . . . . . . . . . . . . . . . . . . . . . . . . . .

2.3.5 Analog Reference Levels 24. . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.3.6 Digital I/O 24. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.3.7 Supply Current 24. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

2.4 Digital-Interface Timing 25. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2.4.1 Audio Interface (Master Mode) 25. . . . . . . . . . . . . . . . . . . . . . .

2.4.2 Audio Interface (Slave-Mode) 26. . . . . . . . . . . . . . . . . . . . . . . .

2.4.3 Three-Wire Control Interface 27. . . . . . . . . . . . . . . . . . . . . . . . .

2.4.4 Two-Wire Control Interface 27. . . . . . . . . . . . . . . . . . . . . . . . . . .

3 How to Use the AIC23 31. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.1 Control Interfaces 31. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.1.1 SPI 31. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.1.2 2-Wire 31. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.1.3 Register Map 32. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2 Analog Interface 35. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.1 Line Inputs 35. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.2 Microphone Input 35. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.3 Line Outputs 36. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.4 Headphone Output 36. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.5 Analog Bypass Mode 37. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.2.6 Sidetone Insertion 37. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .


4/44

iv

3.3 Digital Audio Interface 37. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.3.1 Digital Audio-Interface Modes 37. . . . . . . . . . . . . . . . . . . . . . . .

3.3.2 Audio Sampling Rates 39. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

3.3.3 Digital Filter Characteristics 311. . . . . . . . . . . . . . . . . . . . . . . . . .

A Mechanical Data A1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .


5/44

v

List of IllustrationsFigure Title Page 21 System-Clock Timing Requirements 25. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

22 Master-Mode Timing Requirements 25. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

23 Slave-Mode Timing Requirements 26. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

24 Three-Wire Control Interface Timing Requirements 27. . . . . . . . . . . . . . . . . . . .

25 Two-Wire Control Interface Timing Requirements 27. . . . . . . . . . . . . . . . . . . . .

31 SPI Timing 31. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

32 2-Wire Compatible Timing 32. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

33 Analog Line Input Circuit 35. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

34 Microphone Input Circuit 36. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35 Right-Justified Mode Timing 37. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

36 Left-Justified Mode Timing 38. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

37 I2S Mode Timing 38. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

38 DSP Mode Timing 38. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

39 Digital De-Emphasis Filter Response44.1 kHz Sampling 312. . . . . . . . . . . . .

310 Digital De-Emphasis Filter Response48 kHz Sampling 312. . . . . . . . . . . . .

311 ADC Digital Filter Response 0: USB Mode(Group Delay = 12 Output Samples) 313. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

312 ADC Digital Filter Ripple 0: USB

(Group Delay = 20 Output Samples) 313. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .313 ADC Digital Filter Response 1: USB Mode Only 314. . . . . . . . . . . . . . . . . . . . .

314 ADC Digital Filter Ripple 1: USB Mode Only 314. . . . . . . . . . . . . . . . . . . . . . . . .

315 ADC Digital Filter Response 2: USB mode and Normal Modes(Group Delay = 3 Output Samples) 315. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

316 ADC Digital Filter Ripple 2: USB Mode and Normal Modes 315. . . . . . . . . . . .

317 ADC Digital Filter Response 3: USB Mode Only 316. . . . . . . . . . . . . . . . . . . . .

318 ADC Digital Filter Ripple 3: USB Mode Only 316. . . . . . . . . . . . . . . . . . . . . . . . .

319 DAC Digital Filter Response 0: USB Mode 317. . . . . . . . . . . . . . . . . . . . . . . . . .

320 DAC Digital Filter Ripple 0: USB Mode 317. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

321 DAC Digital Filter Response 1: USB Mode Only 318. . . . . . . . . . . . . . . . . . . . .322 DAC Digital Filter Ripple 1: USB Mode Only 318. . . . . . . . . . . . . . . . . . . . . . . . .

323 DAC Digital Filter Response 2: USB Mode and Normal Modes 319. . . . . . . . .

324 DAC Digital Filter Ripple 2: USB Mode and Normal Modes 319. . . . . . . . . . . .

325 DAC Digital Filter Response 3: USB Mode Only 320. . . . . . . . . . . . . . . . . . . . .

326 DAC Digital Filter Ripple 3: USB Mode Only 320. . . . . . . . . . . . . . . . . . . . . . . . .


6/44

vi


7/44

11

1 Introduction

The TLV320AIC23 is a high-performance stereo audio codec with highly integrated analog functionality. Theanalog-to-digital converters (ADCs) and digital-to-analog converters (DACs) within the TLV320AIC23 use multibit

sigma-delta technology with integrated oversampling digital interpolation filters. Data-transfer word lengths of 16, 20,24, and 32 bits, with sample rates from 8 kHz to 96 kHz, are supported. The ADC sigma-delta modulator featuresthird-order multibit architecture with up to 90-dBA signal-to-noise ratio (SNR) at audio sampling rates up to 96 kHz,enabling high-fidelity audio recording in a compact, power-saving design. The DAC sigma-delta modulator featuresa second-order multibit architecture with up to 100-dBA SNR at audio sampling rates up to 96 kHz, enabling

high-quality digital audio-playback capability, while consuming less than 23 mW during playback only. TheTLV320AIC23 is the ideal analog input/output (I/O) choice for portable digital audio-player and recorder applications,such as MP3 digital audio players.

Integrated analog features consist of stereo-line inputs with an analog bypass path, a stereo headphone amplifier,with analog volume control and mute, and a complete electret-microphone-capsule biasing and buffering solution.

The headphone amplifier is capable of delivering 30 mW per channel into 32 . The analog bypass path allows useof the stereo-line inputs and the headphone amplifier with analog volume control, while completely bypassing the

codec, thus enabling further design flexibility, such as integrated FM tuners. A microphone bias-voltage outputprovides a low-noise current source for electret-capsule biasing. The AIC23 has an integrated adjustable microphoneamplifier (gain adjustable from 1 to 5) and a programmable gain microphone amplifier (0 dB or 20 dB). Themicrophone signal can be mixed with the output signals if a sidetone is required.

While the TLV320AIC23 supports the industry-standard oversampling rates of 256 fsand 384 fs, unique oversampling

rates of 250 fsand 272 fsare provided, which optimize interface considerations in designs using TI C54x digital signalprocessors (DSPs) and universal serial bus (USB) data interfaces. A single 12-MHz crystal can supply clocking tothe DSP, USB, and codec. The TLV320AIC23 features an internal oscillator that, when connected to a 12-MHzexternal crystal, provides a system clock to the DSP and other peripherals at either 12 MHz or 6 MHz, using an internalclock buffer and selectable divider. Audio sample rates of 48 kHz and compact-disc (CD) standard 44.1 kHz aresupported directly from a 12-MHz master clock with 250 fsand 272 fsoversampling rates.

Low power consumption and flexible power management allow selective shutdown of codec functions, thusextending battery life in portable applications. This design solution, coupled with the industrys smallest package, theTI proprietary MicroStar Juniorusing only 25 mm2of board area, makes powerful portable stereo audio designseasily realizable in a cost-effective, space-saving total analog I/O solution: the TLV320AIC23.

1.1 Features

High-Performance Stereo Codec

90-dB SNR Multibit Sigma-Delta ADC (A-weighted at 48 kHz)

100-dB SNR Multibit Sigma-Delta DAC (A-weighted at 48 kHz) 1.42 V3.6 V Core Digital Supply: Compatible With TI C54x DSP Core Voltages 2.7 V3.6 V Buffer and Analog Supply: Compatible Both TI C54x DSP Buffer Voltages 8-kHz96-kHz Sampling-Frequency Support

Software Control Via TI McBSP-Compatible Multiprotocol Serial Port

2-wire-Compatible and SPI-Compatible Serial-Port Protocols Glueless Interface to TI McBSPs

Audio-Data Input/Output Via TI McBSP-Compatible Programmable Audio Interface

I2S-Compatible Interface Requiring Only One McBSP for both ADC and DAC Standard I2S, MSB, or LSB Justified-Data Transfers 16/20/24/32-Bit Word Lengths

MicroStar Junior is a trademark of Texas Instruments.


8/44

12

Audio Master/Slave Timing Capability Optimized for TI DSPs (250/272 fs), USB mode Industry-Standard Master/Slave Support Provided Also (256/384 fs), Normal mode Glueless Interface to TI McBSPs

Integrated Total Electret-Microphone Biasing and Buffering Solution

Low-Noise MICBIAS pin at 3/4 AVDD for Biasing of Electret Capsules

Integrated Buffer Amplifier With Tunable Fixed Gain of 1 to 5 Additional Control-Register Selectable Buffer Gain of 0 dB or 20 dB

Stereo-Line Inputs

Integrated Programmable Gain Amplifier Analog Bypass Path of Codec

ADC Multiplexed Input for Stereo-Line Inputs and Microphone

Stereo-Line Outputs

Analog Stereo Mixer for DAC and Analog Bypass Path

Analog Volume Control With Mute

Highly Efficient Linear Headphone Amplifier 30 mW into 32 From a 3.3-V Analog Supply Voltage

Flexible Power Management Under Total Software Control

23-mW Power Consumption During Playback Mode

Standby Power Consumption


9/44

13

1.2 Functional Block Diagram

Control

Interface

Digital

Filters

Digital

Audio

Interface

DAC

6 to73 dB,

1 dB Steps

Headphone

Driver

DAC

6 to73 dB,

1 dB Steps

Headphone

Driver

CLKOUT

Divider(1x, 1/2x)

OSC

CS

SDIN

SCLK

MODE

DVDD

BVDD

DGND

LRCIN

DIN

LRCOUT

DOUT

BCLK

AVDD

VMID

AGND

RLINEIN

LLINEIN

HPVDD

HPGND

RHPOUT

ROUT

LOUT

LHPOUT

XTI/MCLK

XTO

CLKOUT

DSPcodec

TLV320AIC23

1.0X

1.0X

VADC

VMID

50 k

50 k

ADC

2:1

MUX

VDAC

ADC

2:1

MUX

Mute,

0 dB, 20 dB

VMID

50 k

10 kVADC

12 to34.5 dB,

1.5 dB Steps

1.0X

1.5X

VDAC

12 to34 dB,

1.5 dB Steps

MICBIAS

MICIN

CLKIN

Divider

(1x, 1/2x)

Line

Mute

Line

Mute

Side ToneMute

BypassMute

BypassMute

NOTE: MCLK, BCLK, and SCLK are all asynchronous to each other.


10/44

14

1.3 Terminal Assignments

LRCIN

NC

1 2 3 4 5 6 7 8 9

25 24 23 22 21 20 19 18 17

10

11

12

13

14

15

16

32

31

30

29

28

27

26

DOUT

LRCOUT

HPVDD

LHPOUT

RHPOUT

HPGND

XTI/MCLK

SCLK

SDIN

MODE

CS

LLINEIN

RLINEIN

LOUT

ROUT

AVDD

AGND

VMID

MICBIAS

MICIN N

C

NC

DIN

BCL

K

CLK

OUT

BVD

D

DGND

DVD

D

XTO

NC

GQE PACKAGE

(TOP VIEW)

1

2

3

4

5

6

7

8

9

10

11

12

13

14

28

27

26

25

24

23

22

21

20

19

18

17

16

15

BVDD

CLKOUT

BCLK

DIN

LRCIN

DOUT

LRCOUT

HPVDD

LHPOUT

RHPOUT

HPGND

LOUT

ROUT

AVDD

DGND

DVDD

XTO

XTI/MCLK

SCLK

SDIN

MODE

CS

LLINEIN

RLINEIN

MICIN

MICBIAS

VMID

AGND

PW PACKAGE

(TOP VIEW)

NCNo internal connection

1.4 Ordering Information

PACKAGE

TA 32-Pin

MicroStar Junior GQE

28-Pin

TSSOP PW

10C to 70C TLV320AIC23GQE TLV320AIC23PW

40C to 85C TLV320AIC23IGQE TLV320AIC23IPW


11/44

15

1.5 Terminal Functions

TERMINAL

NO. DESCRIPTION

GQE PW

AGND 5 15 Analog supply return

AVDD 4 14 Analog supply input. Voltage level is 3.3 V nominal.

BCLK 23 3 I/O I2S serial-bit clock. In audio master mode, the AIC23 generates this signal and sends it to the DSP. In

audio slave mode, the signal is generated by the DSP.

BVDD 21 1 Buffer supply input. Voltage range is from 2.7 V to 3.6 V.

CLKOUT 22 2 O Clock output. This is a buffered version of the XTI input and is available in 1X or 1/2X frequencies of XTI.

Bit 07 in the sample rate control register controls frequency selection.

CS 12 21 I Control port input latch/address select. For SPI control mode this input acts as the data latch control. For

2-wire control mode this input defines the seventh bit in the device address field. See Section 3.1 for

details.

DIN 24 4 I I2S format serial data input to the sigma-delta stereo DAC

DGND 20 28 Digital supply return

DOUT 27 6 O I2S format serial data output from the sigma-delta stereo ADC

DVDD 19 27 Digital supply input. Voltage range is 1.4 V to 3.6 V.

HPGND 32 11 Analog headphone amplifier supply return

HPVDD 29 8 Analog headphone amplifier supply input. Voltage level is 3.3 V nominal.

LHPOUT 30 9 O Left stereo mixer-channel amplified headphone output. Nominal 0-dB output level is 1 VRMS. Gain of73

dB to 6 dB is provided in 1-dB steps.

LLINEIN 11 20 I Left stereo-line input channel. Nominal 0-dB input level is 1 VRMS. Gain of34.5 dB to 12 dB is provided

in 1.5-dB steps.

LOUT 2 12 O Left stereo mixer-channel line output. Nominal output level is 1.0 VRMS.

LRCIN 26 5 I/O I2S DAC-word clock signal. In audio master mode, the AIC23 generates this framing signal and sends it

to the DSP. In audio slave mode, the signal is generated by the DSP.

LRCOUT 28 7 I/O I2S ADC-word clock signal. In audio master mode, the AIC23 generates this framing signal and sends it

to the DSP. In audio slave mode, the signal is generated by the DSP.

MICBIAS 7 17 O Buffered low-noise-voltage output suitable for electret-microphone-capsule biasing. Voltage level is 3/4AVDD nominal.

MICIN 8 18 I Buffered amplifier input suitable for use with electret-microphone capsules. Without external resistors a

default gain of 5 is provided. See Section 2.3.1.2 for details.

MODE 13 22 I Serial-interface-mode input. See Section 3.1 for details.

NC 1, 9

17, 25

Not UsedNo internal connection

RHPOUT 31 10 O Right stereo mixer-channel amplified headphone output. Nominal 0-dB output level is 1 VRMS. Gain of

73 dB to 6 dB is provided in 1-dB steps.

RLINEIN 10 19 I Right stereo-line input channel. Nominal 0-dB input level is 1 VRMS. Gain of34.5 dB to 12 dB is provided

in 1.5-dB steps.

ROUT 3 13 O Right stereo mixer-channel line output. Nominal output level is 1.0 VRMS.

SCLK 15 24 I Control-port serial-data clock. For SPI and 2-wire control modes this is the serial-clock input. See

Section 3.1 for details.

SDIN 14 23 I Control-port serial-data input. For SPI and 2-wire control modes this is the serial-data input and also is

used to select the control protocol after reset. See Section 3.1 for details.

VMID 6 16 I Midrail voltage decoupling input. 10-F and 0.1-F capacitors should be connected in parallel to thisterminal for noise filtering. Voltage level is 1/2 AVDD nominal.

XTI/MCLK 16 25 I Crystal or external-clock input. Used for derivation of all internal clocks on the AIC23.

XTO 18 26 O Crystal output. Connect to external crystal for applications where the AIC23 is the audio timing master.

Not used in applications where external clock source is used.


12/44

16


13/44


14/44

22

2.3 Electrical Characteristics Over Recommended Operating Conditions, AVDD,HPVDD, BVDD= 3.3 V, DVDD= 1.5 V, Slave Mode, XTI/MCLK = 256fs, fs= 48 kHz(unless otherwise stated)

2.3.1 ADC

2.3.1.1 Line Input to ADCPARAMETER TEST CONDITIONS MIN TYP MAX UNIT

Input signal level (0 dB) 1 VRMS

Signal-to-noise ratio, A-weighted, 0-dB gain (see Notes 3 fs= 48 kHz (3.3 V) 85 90

and 4) fs= 48 kHz (2.7 V) 90

Dynamic range, A-weighted,60-dB full-scale input (see AVDD= 3.3 V 85 90

Note 4) AVDD= 2.7 V 90

pAVDD= 3.3 V 80

, - , -AVDD= 2.7 V 80

Power supply rejection ratio 1 kHz, 100 mVpp 50 dB

ADC channel separation 1 kHz input tone 90 dB

Programmable gain 1 kHz input tone, RSOURCE< 50 34.5 12 dBProgrammable gain step size Monotonic 1.5 dB

Mute attenuation 0 dB, 1 kHz input tone 80 dB

p12 dB Input gain 10 20

0 dB input gain 30 35

Input capacitance 10 pF

NOTES: 3. Ratio of output level with 1-kHz full-scale input, to the output level with the input short circuited, measured A-weighted over a 20-Hz

to 20-kHz bandwidth using an audio analyzer.

4. All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter

results in higher THD + N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass

filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.

2.3.1.2 Microphone Input to ADC, 0-dB Gain, fs= 8 kHz (40-KSource Impedance, see Section 1.2,

Functional Block Diagram)PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

Input signal level (0 dB) 1.0 VRMS

AVDD= 3.3 V 80 85- - , - , -

AVDD= 2.7 V 84

pAVDD= 3.3 V 80 85

, - , - -AVDD= 2.7 V 84

pAVDD= 3.3 V 60

, - , -AVDD= 2.7 V 60


Programmable gain boost 1 kHz input tone, RSOURCE< 50 20 dB

Microphone-path gain MICBOOST = 0, RSOURCE< 50 14 dBMute attenuation 0 dB, 1 kHz input tone 60 80 dB

Input resistance 8 14 k

Input capacitance 10 pF







15/44

23

2.3.1.3 Microphone Bias

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

Bias voltage 3/4 AVDD100 m 3/4 AVDD 3/4 AVDD + 100 m V

Bias-current source 3 mA

Output noise voltage 1 kHz to 20 kHz 25 nV/ Hz

2.3.2 DAC

2.3.2.1 Line Output, Load = 10 k, 50 pF


0-dB full-scale output voltage (FFFFFF) 1.0 VRMS

AVDD= 3.3 V fs= 48kHz 90 100- - , - , - , ,

AVDD= 2.7 V fs= 48 kHz 100

AVDD= 3.3 V 85 90ynam c range, -we g e see o e

AVDD= 2.7 V TBD

1 kHz, 0 dB 88 80DD= .

1 kHz,3 dB 92 861 kHz, 0 dB 85

DD= .1 kHz,3 dB 88


DAC channel separation 100 dB






5. Ratio of output level with 1-kHz full-scale input, to the output level with all zeros into the digital input, measured A-weighted over

a 20-Hz to 20-kHz bandwidth.

2.3.3 Analog Line Input to Line Output (Bypass)PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

0-dB full-scale output voltage 1.0 VRMS

AVDD= 3.3 V 90 95- - , - , -

AVDD= 2.7 V 95

1 kHz, 0 dB 86 80DD= .

1 kHz,3 dB 92 86

1 kHz, 0 dB 86DD= .

1 kHz,3 dB 92


DAC channel separation (left to right) 1 kHz, 0 dB 80 dB







16/44

24

2.3.4 Stereo Headphone Output


0-dB full-scale output voltage 1.0 VRMS

Maximum output power, PO RL= 32 30

RL= 16 40

Signal-to-noise ratio, A-weighted (see Note 4) AVDD= 3.3 V 90 97 dB

AVDD= 3.3 V,PO= 10 mW 0.1

1 kHz output PO= 20 mW 1.0


Programmable gain 1 kHz output 73 6 dB

Programmable-gain step size 1 dB

Mute attenuation 1 kHz output 80 dB

NOTE 4: All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter results

in higher THD + N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes

out-of-band noise, which, although not audible, may affect dynamic specification values.

2.3.5 Analog Reference Levels

PARAMETER MIN TYP MAX UNIT

Reference voltage AVDD/250 mV AVDD/2 + 50 mV V

Divider resistance 40 50 60 k

2.3.6 Digital I/O


VIL Input low level 0.3 BVDD V

VIH Input high level 0.7 BVDD V

VOL Output low level 0.1 BVDD V

VOH Output high level 0.9 BVDD V

2.3.7 Supply Current


Record and playback (all active) 23

Record and playback (osc, clk, and MIC output powered down) 18

Line playback only 7

ITOTTotal supply current,

pRecord only 13 mA

Analog bypass (line in to line out) 4

Oscillator enabled 1.5

Oscillator disabled 0.01


17/44

25

2.4 Digital-Interface Timing


tw(1)p

High 18

tw(2)- ,

Low 18

tc(1) System-clock period, MCLK/XTI 54 ns

Duty cycle, MCLK/XTI 40/60% 60/40%

tpd(1) Propagation delay, CLKOUT 0 10 ns

tc(1)

tw(1) tw(2)

tpd(1)

MCLK/XTI

CLKOUT

CLKOUT

(Div 2)

Figure 21. System-Clock Timing Requirements

2.4.1 Audio Interface (Master Mode)


tpd(2) Propagation delay, LRCIN/LRCOUT 0 10 ns

tpd(3) Propagation delay, DOUT 0 10 ns

tsu(1) Setup time, DIN 10 ns

th(1) Hold time, DIN 10 ns

BCLK

LRCIN

DIN

tpd(2)

tsu(1) th(1)

tpd(3)

DOUT

LRCOUT

Figure 22. Master-Mode Timing Requirements


18/44

26

2.4.2 Audio Interface (Slave-Mode)


tw(3) High 20

tw(4) ,

Low 20

tc(2) Clock period, BCLK 50 ns

tpd(4) Propagation delay, DOUT 0 10 ns

tsu(2) Setup time, DIN 10 ns

th(2) Hold time, DIN 10 ns

tsu(3) Setup time, LRCIN 10 ns

th(3) Hold time, LRCIN 10 ns

BCLK

LRCIN

DIN

tc(2)

tw(4) tw(3)

tsu(3)

th(3)tsu(2)

th(2)

DOUT

tpd(2)

LRCOUT

Figure 23. Slave-Mode Timing Requirements


19/44

27

2.4.3 Three-Wire Control Interface (SDIN)


tw(5)p

High 20

tw(6) ,

Low 20

tc(3) Clock period, SCLK 80 ns

tsu(4) Clock rising edge to CS rising edge, SCLK 60 ns

tsu(5) Setup time, SDIN to SCLK 20 ns

th(4) Hold time, SCLK to SDIN 20 ns

tw(7) High 20

tw(8) ,

Low 20

LSB

tw(8)

tc(3)

tw(6)tw(5) tsu(4)

th(4)tsu(5)

CS

SCLK

DIN

Figure 24. Three-Wire Control Interface Timing Requirements

2.4.4 Two-Wire Control Interface


tw(9) p High 1.3 stw(10)

,Low 600 ns

f(sf) Clock frequency, SCLK 0 400 kHz

th(5) Hold time (start condition) 600 ns

tsu(6) Setup time (start condition) 600 ns

th(6) Data hold time 900 ns

tsu(7) Data setup time 100 ns

tr Rise time, SDIN, SCLK 300 ns

tf Fall time, SDIN, SCLK 300 ns

tsu(8) Setup time (stop condition) 600 ns

SCLK

DIN

tw(9) tw(10)

th(5) th(6) tsu(7) tsu(8)

Figure 25. Two-Wire Control Interface Timing Requirements


20/44

28


21/44

31

3 How to Use the TLV320AIC23

3.1 Control Interfaces

The TLV320AIC23 has many programmable features. The control interface is used to program the registers of thedevice. The control interface complies with SPI (three-wire operation) and two-wire operation specifications. Thestate of the MODE terminal selects the control interface type. The MODE pin must be hardwired to the required level.

MODE INTERFACE

0 2-wire

1 SPI

3.1.1 SPI

In SPI mode, SDIN carries the serial data, SCLK is the serial clock and CS latches the data word into theTLV320AIC23. The interface is compatible with microcontrollers and DSPs with an SPI interface.

A control word consists of 16 bits, starting with the MSB. The data bits are latched on the rising edge of SCLK. A risingedge on CS after the 16th rising clock edge latches the data word into the AIC (see Figure 3-1).

The control word is divided into two parts. The first part is the address block, the second part is the data block:

B[15:9] Control Address BitsB[8:0] Control Data Bits

B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0

MSB LSB

CS

SCLK

SDIN

Figure 31. SPI Timing

3.1.2 2-Wire

In 2-wire mode, the data transfer uses SDIN for the serial data and SCLK for the serial clock. The start condition isa falling edge on SDIN while SCLK is high. The seven bits following the start condition determine which device onthe 2-wire bus receives the data. R/W determines the direction of the data transfer. The TLV320AIC23 is a write onlydevice and responds only if R/W is 0. The device operates only as a slave device whose address is selected by settingthe state of the CS pin as follows.

CS STATE

(Default = 0)

ADDRESS

0 0011010

1 0011011


22/44

32

The device that recognizes the address responds by pulling SDIN low during the ninth clock cycle, acknowledgingthe data transfer. The control follows in the next two eight-bit blocks. The stop condition after the data transfer is arising edge on SDIN when SCLK is high (see Figure 3-2).

The 16-bit control word is divided into two parts. The first part is the address block, the second part is the data block:

B[15:9] Control Address Bits

B[8:0] Control Data Bits

SCLK

SDI ADDR R/W ACK B15B8 ACK B7B0 ACK

Start Stop

1 7 8 9 1 8 9 1 8 9

Figure 32. 2-Wire Compatible Timing

3.1.3 Register Map

The TLV320AIC23 has the following set of registers, which are used to program the modes of operation.

ADDRESS REGISTER

0000000 Left line input channel volume control

0000001 Right line input channel volume control

0000010 Left channel headphone volume control

0000011 Right channel headphone volume control

0000100 Analog audio path control

0000101 Digital audio path control

0000110 Power down control

0000111 Digital audio interface format

0001000 Sample rate control

0001001 Digital interface activation

0001111 Reset register

Left line input channel volume control (Address: 0000000)

BIT D8 D7 D6 D5 D4 D3 D2 D1 D0

Function LRS LIM X X LIV4 LIV3 LIV2 LIV1 LIV0

Default 0 1 0 0 1 0 1 1 1

LRS Left/right line simultaneous volume/mute updateSimultaneous update 0 = Disabled 1 = Enabled

LIM Left line input mute 0 = Normal 1 = Muted

LIV[4:0] Left line input volume control (10111 = 0 dB default)11111 = +12 dB down to 00000 =34.5 dB in 1.5-dB steps

X Reserved


23/44

33

Right Line Input Channel Volume Control (Address: 0000001)


Function RLS RIM X X RIV4 RIV3 RIV2 RIV1 RIV0

Default 0 1 0 0 1 0 1 1 1

RLS Right/left line simultaneous volume/mute updateSimultaneous update 0 = Disabled 1 = Enabled

RIM Right line input mute 0 = Normal 1 = MutedRIV[4:0] Right line input volume control (10111 = 0 dB default)

11111 = +12 dB down to 00000 =34.5 dB in 1.5-dB stepsX Reserved

Left Channel Headphone Volume Control (Address: 0000010)


Function LRS LZC LHV6 LHV5 LHV4 LHV3 LHV2 LHV1 LHV0

Default 0 1 1 1 1 1 0 0 1

LRS Left/right headphone channel simultaneous volume/mute update

Simultaneous update 0 = Disabled 1 = EnabledLZC Left-channel zero-cross detect

Zero-cross detect 0 = Off 1 = OnLHV[6:0] Left Headphone volume control (1111001 = 0 dB default)

1111111 = +6 dB, 79 steps between +6 dB and73 dB (mute), 0110000 =73 dB (mute),any thing below 0110000 does nothingyou are still muted

Right Channel Headphone Volume Control (Address: 0000011)


Function RLS RZC RHV6 RHV5 RHV4 RHV3 RHV2 RHV1 RHV0

Default 0 1 1 1 1 1 0 0 1

RLS Right/left headphone channel simultaneous volume/mute Update

Simultaneous update 0 = Disabled 1 = EnabledRZC Right-channel zero-cross detect

Zero-cross detect 0 = Off 1 = OnRHV[6:0] Right headphone volume control (1111001 = 0 dB default)

1111111 = +6 dB, 79 steps between +6 dB and73 dB (mute), 0110000 =73 dB (mute),any thing below 0110000 does nothingyou are still muted

Analog Audio Path Control (Address: 0000100)


Function X STA1 STA0 STE DAC BYP INSEL MICM MICB

Default 0 0 0 0 1 1 0 1 0

STA[1:0] Sidetone attenuation 00 =6 dB 01 =9 dB 10 =12 dB 11 =15 dBSTE Sidetone enable 0 = Disabled 1 = EnabledDAC DAC select 0 = DAC off 1 = DAC selected

BYP Bypass 0 = Disabled 1 = EnabledINSEL Input select for ADC 0 = Line 1 = MicrophoneMICM Microphone mute 0 = Normal 1 = MutedMICB Microphone boost 0=OdB 1 = 20dB

X Reserved


24/44

34

Digital Audio Path Control (Address: 0000101)


Function X X X X X DACM DEEMP1 DEEMP0 ADCHP

Default 0 0 0 0 0 0 1 0 0

DACM DAC soft mute 0 = Disabled 1 = Enabled

DEEMP[1:0] De-emphasis control 00 = Disabled 01 = 32 kHz 10 = 44.1 kHz 11 = 48 kHzADCHP ADC high-pass filter 0 = Disabled 1 = EnabledX Reserved

Power Down Control (Address: 0000110)


Function X OFF CLK OSC OUT DAC ADC MIC LINE

Default 0 0 0 0 0 0 1 1 1

OFF Device power 0 = On 1 = OffCLK Clock 0 = On 1 = OffOSC Oscillator 0 = On 1 = Off

OUT Outputs 0 = On 1 = OffDAC DAC 0 = On 1 = OffADC ADC 0 = On 1 = OffMIC Microphone input 0 = On 1 = OffLINE Line input 0 = On 1 = OffX Reserved

Digital Audio Interface Format (Address: 0000111)


Function X X MS LRSWAP LRP IWL1 IWL0 FOR1 FOR0

Default 0 0 0 0 0 0 0 0 1

MS Master/slave mode 0 = Slave 1 = MasterLRSWAP DAC left/right swap 0 = Disabled 1 = EnabledLRP DAC left/right phase 0 = Right channel on, LRCIN high

1 = Right channel on, LRCIN lowDSP mode1 = MSB is available on 2nd BCLK rising edge after LRCIN rising edge

0 = MSB is available on 1st BCLK rising edge after LRCIN rising edgeIWL[1:0] Input bit length 00 = 16 bit 01 = 20 bit 10 = 24 bit 11 = 32 bitFOR[1:0] Data format 11 = DSP format, frame sync followed by two data words

10 = I2S format, MSB first, left1 aligned01 = MSB first, left aligned00 = MSB first, right aligned

X ReservedNOTES: 1. In Master mode, the TLV320AIC23 supplies the BCLK, LRCOUT, and LRCIN. In Slave mode, BCLK, LRCOUT, and LRCIN are

supplied to the TLV320AIC23.

2. In normal mode, BCLK = MCLK/4 for all sample rates except for 88.2 kHz and 96 kHz. For 88.2 kHz and 96 kHz sample rate,

BCLK = MCLK.3. In USB mode, bit BCLK = MCLK

Sample Rate Control (Address: 0001000)


Function X CLKOUT CLKIN SR3 SR2 SR1 SR0 BOSR USB/Normal

Default 0 0 0 1 0 0 0 0 0

CLKIN Clock input divider 0 = MCLK 1 = MCLK/2CLKOUT Clock output divider 0 = MCLK 1 = MCLK/2


25/44

35

SR[3:0] Sampling rate control (see Sections 3.3.2.1 AND 3.3.2.2)BOSR Base oversampling rate

USB mode: 0 = 250 fs 1 = 272 fsNormal mode: 0 = 256 fs 1 = 384 fs

USB/Normal Clock mode select: 0 = Normal 1 = USB

X Reserved

Digital Interface Activation (Address: 0001001)


Function X X X X X X X X ACT

Default 0 0 0 0 0 0 0 0 0

ACT Activate interface 0 = Inactive 1 = ActiveX Reserved

Reset Register (Address: 0001111)


Function RES RES RES RES RES RES RES RES RES

Default 0 0 0 0 0 0 0 0 0

RES Write 000000000 to this register triggers reset

3.2 Analog Interface

3.2.1 Line Inputs

The TLV320AIC23 has line inputs for the left and the right audio channels (RLINEIN and LLINEIN). Both line inputshave independently programmable volume controls and mutes. Active and passive filters for the two channelsprevent high frequencies from folding back into the audio band.

The line-input gain is logarithmically adjustable from 12 dB to34.5 dB in 1.5-dB steps. The ADC full-scale rangeis 1.0 VRMSat AVDD= 3.3 V. The full-scale range tracks linearly with analog supply voltage AVDD. To avoid distortions,it is important not to exceed the full-scale range.

The gain is independently programmable on both left and right line-inputs. To reduce the number of software write

cycles required. Both channels can be locked to the same value by setting the RLS and LRS bits (see Section 3.1.3).

The line inputs are biased internally to VMID. When the line inputs are muted or the device is set to standby mode,the line inputs are kept biased to VMID using special antithump circuitry. This reduces audible clicks that otherwisemight be heard when reactivating the inputs.

For interfacing to a CD system, the line input should be scaled to 1 VRMSto avoid clipping, using the circuit shownin Figure 3-3.

R

2

R1

C1

C2 +CDIN LINEIN

AGND

Where:

R1 = 5 kR2 = 5 kC1 = 47 pF

C2 = 470 nF

Figure 33. Analog Line Input Circuit

R1 and R2 divide the input signal by two, reducing the 2 VRMSfrom the CD player to the nominal 1 VRMSof the AIC23inputs. C1 filters high-frequency noise, and C2 removes any dc component from the signal.

3.2.2 Microphone Input

MICIN is a high-impedance, low-capacitance input that is compatible with a wide range of microphones. It has aprogrammable volume control and a mute function. Active and passive filters prevent high frequencies from foldingback into the audio band.


26/44

36

The MICIN signal path has two gain stages. The first stage has a nominal gain of G1 = 50 k/10 k = 5. By adding anexternal resistor (RMIC) in series with MICIN, the gain of the first stage can be adjusted by G1 = 50 k/(10 k + RMIC).For example, RMIC= 40 k gives a gain of 0 dB. The second stage has a software programmable gain of 0 dB or 20dB (see Section 3.1.3).

50 k

10 k

VMID

0 dB/20 dB

To ADCMICIN

Figure 34. Microphone Input Circuit

The microphone input is biased internally to VMID. When the line inputs are muted, the MICIN input is kept biasedto VMID using special antithump circuitry. This reduces audible clicks that may otherwise be heard when reactivatingthe input.

The MICBIAS output provides a low-noise reference voltage suitable for biasing electret type microphones and the

associated external resistor biasing network. The maximum source current capability is 3 mA. This limits the smallestvalue of external biasing resistors that safely can be used.

The MICBIAS output is not active in standby mode.

3.2.3 Line Outputs

The TLV320AIC23 has two low-impedance line outputs (LLINEOUT and RLINEOUT) capable of driving line loadswith 10-kand 50-pF impedances.

The DAC full-scale output voltage is 1.0 VRMSat AVDD= 3.3 V. The full-scale range tracks linearly with the analogsupply voltage AVDD.The DAC is connected to the line outputs via a low-pass filter that removes out-of-bandcomponents. No further external filtering is required in most applications.

The DAC outputs, line inputs, and the microphone signal are summed into the line outputs. These sources can beswitched off independently. For example, in bypass mode, the line inputs are routed to the line outputs, bypassingthe ADC and the DAC. If sidetone is enabled, the microphone signal is routed to both line outputs via a four-step

programmable attenuation circuit.

The line outputs are muted by either muting the DAC (analog) or soft muting (digital) and disabling the bypass andsidetone paths (see Section 3.1.3).

3.2.4 Headphone Output

The TLV320AIC23 has stereo headphone outputs (LHPOUT and RHPOUT), and is designed to drive 16-or 32-headphones. The headphone output includes a high-quality volume control and mute function.

The headphone volume is logarithmically adjustable from 6 dB to 73 dB in 1-dB steps. Writing 000000 to the

volume-control registers (see Section 3.1.3) mutes the headphone output. When the headphone output is muted orthe device is placed in standby mode, the dc voltage is maintained at the outputs to prevent audible clicks.

A zero-cross detection circuit is provided under the control of the LZC and RZC bits. If this circuit is enabled, thevolume-control values are updated only when the input signal to the gain stage is close to the analog ground level.

This minimizes audible clicks as the volume is changed or the device is muted. This circuit has no time-out, so, if onlydc levels are being applied to the gain stage input of more than 20 mV, the gain is not updated.

The gain is independently programmable on the left and right channels. Both channels can be locked to the samevalue by setting the RLS and LRS bits (see Section 3.1.3).


27/44

37

3.2.5 Analog Bypass Mode

The TLV320AIC23 includes a bypass mode in which the analog line inputs are directly routed to the analog lineoutputs, bypassing the ADC and DAC. This is enabled by selecting the bypass bit in the analog audio path controlregister[see Section 3.1.3).

For a true bypass mode, the output from the DAC and the sidetone should be disabled. The line input and headphone

output volume controls and mutes are still operational in bypass mode. Therefore the line inputs, DAC output, andmicrophone input can be summed together. The maximum signal at any point in the bypass path must be no greaterthan 1.0Vrmsat AVDD=3.3V to avoid clipping and distortion. This amplitude tracks linearly with AVDD.

3.2.6 Sidetone Insertion

The TLV320AIC23 has a sidetone insertion made where the microphone input is routed to the line and headphoneoutputs. This is useful for telephony and headset applications. The attenuation of the sidetone signal may be set to

6 dB,9 dB,12 dB, or15 dB, by software selection (see Section 3.1.3). If this mode is used to sum the microphoneinput with the DAC output and line inputs, care must be taken not to exceed signal level to avoid clipping and distortion.

3.3 Digital Audio Interface

3.3.1 Digital Audio-Interface Modes

The TLV320AIC23 supports four audio-interface modes.

Right justified Left justified I2S mode DSP mode

The four modes are MSB first and operate with a variable word width between 16 to 32 bits (except right-justifiedmode, which does not support 32 bits).

The digital audio interface consists of clock signal BCLK, data signals DIN and DOUT, and synchronization signalsLRCIN and LRCOUT. BCLK is an output in master mode and an input in slave mode.

3.3.1.1 Right-Justified Mode

In right-justified mode, the LSB is available on the rising edge of BCLK, preceding a falling edge on LRCIN or LRCOUT(see Figure 3-5).

LRCIN/

BCLK

DIN/ n n1 01 n1n

1/fs

Left Channel Right Channel

1 00

MSB LSB

LRCOUT

DOUT

Figure 35. Right-Justified Mode Timing

3.3.1.2 Left-Justified Mode

In left-justified mode, the MSB is available on the rising edge of BCLK, following a rising edge on LRCIN or LRCOUT(see Figure 3-6)


28/44

38

LRCIN/

BCLK

DIN/n n1 01 n1n

1/fs


1 0 n

MSB LSB

LRCOUT

DOUT

Figure 36. Left-Justified Mode Timing

3.3.1.3 I2S Mode

In I2S mode, the MSB is available on the second rising edge of BCLK, after the falling edge on LRCIN or LRCOUT

(see Figure 3-7).

LRCIN/

BCLK

DIN/n n1 01 n1n

1/fs


1 0

MSB LSB

1BCLK

LRCOUT

DOUT

Figure 37. I2S Mode Timing

3.3.1.4 DSP Mode

The DSP mode is compatible with the McBSP ports of TI DSPs. LRCIN and LRCOUT must be connected to the FrameSync signal of the McBSP. A falling edge on LRCIN or LRCOUT starts the data transfer. The left-channel data consistsof the first data word, which is immediately followed by the right channel data word (see Figure 3-8). Input word lengthis defined by the IWL register. Figure 38 shows LRP = 1 (default LRP = 0).

LRCIN/

BCLK

DIN/n n1 01 n1n


1 0

MSB LSB MSB LSB

LRCOUT

DOUT

Figure 38. DSP Mode Timing


29/44

39

3.3.2 Audio Sampling Rates

The TLV320AIC23 can operate in master or slave clock mode. In the master mode, the TLV320AIC23 clock andsampling rates are derived from a 12-MHz MCLK signal. This 12-MHz clock signal is compatible with the USBspecification. The TLV320AIC23 can be used directly in a USB system.

In the slave mode, an appropriate MCLK or crystal frequency and the sample rate control register settings controlthe TLV320AIC23 clock and sampling rates.

The settings in the sample rate control register control the clock mode and sampling rates.

Sample Rate Control (Address: 0001000)


Function X CLKOUT CLKIN SR3 SR2 SR1 SR0 BOSR USB/Nor-

mal

Default 0 0 0 0 0 0 0 0 0

CLKOUT Clock output divider 0 = MCLK 1 = MCLK/2CLKIN Clock input divider 0 = MCLK 1 = MCLK/2SR[3:0] Sampling rate control (see Sections 3.3.2.1 and 3.3.2.2)

BOSR Base oversampling rateUSB mode: 0 = 250 fs 1 = 272 fsNormal mode: 0 = 256 fs 1 = 384 fs

USB/Normal Clock mode select: 0 = Normal 1 = USB

X Reserved

The clock circuit of the AIC23 has two internal dividers. The first, controlled by CLKIN, applies to the sampling-rategenerator of the codec. The second, controlled by CLKOUT, applies only to the CLKOUT terminal. By setting CLKINto 1, the entire codec is clocked with half the frequency, effectively dividing the resulting sampling rates by two. The

following sampling-rate tables are based on CLKIN = MCLK.

3.3.2.1 USB-Mode Sampling Rates (MCLK = 12 MHz)

In the USB mode, the following ADC and DAC sampling rates are available:

SAMPLING RATESAMPLING-RATE CONTROL SETTINGS

(kHz) (kHz)

SR3 SR2 SR1 SR0 BOSR

96 96 3 0 1 1 1 0

88.2 88.2 2 1 1 1 1 1

48 48 0 0 0 0 0 0

44.1 44.1 1 1 0 0 0 1

32 32 0 0 1 1 0 0

8.021 8.021 1 1 0 1 1 1

8 8 0 0 0 1 1 0

48 8 0 0 0 0 1 0

44.1 8.021 1 1 0 0 1 18 48 0 0 0 1 0 0

8.021 44.1 1 1 0 1 0 1

The sampling rates are derived from the 12-MHz master clock. The available oversampling rates do not produce exactly 8-kHz, 44.1-kHz, and

88.2-kHz sampling rates, but 8.021 kHz, 44.117 kHz, and 88.235 kHz, respectively. See Figures 317 through 334 for filter responses


30/44

310

3.3.2.2 Normal-Mode Sampling Rates

In normal mode, the following ADC and DAC sampling rates, depending on the MCLK frequency, are available:

MCLK = 12.288 MHz

SAMPLING RATE SAMPLING-RATE CONTROL SETTINGS

FILTER TYPE

(kHz) (kHz)


96 96 2 0 1 1 1 0

48 48 1 0 0 0 0 0

32 32 1 0 1 1 0 0

8 8 1 0 0 1 1 0

48 8 1 0 0 0 1 0

8 48 1 0 0 1 0 0

MCLK = 11.2896 MHz

SAMPLING RATE SAMPLING-RATE CONTROL SETTINGS

(kHz) (kHz)


88.2 88.2 2 1 1 1 1 0

44.1 44.1 1 1 0 0 0 0

8.021 8.021 1 1 0 1 1 0

44.1 8.021 1 1 0 0 1 0

8.021 44.1 1 1 0 1 0 0

MCLK = 18.432 MHz


(kHz) (kHz)


96 96 2 0 1 1 1 148 48 1 0 0 0 0 1

32 32 1 0 1 1 0 1

8 8 1 0 0 1 1 1

48 8 1 0 0 0 1 1

8 48 1 0 0 1 0 1

MCLK = 16.9344 MHz


(kHz) (kHz)


88.2 88.2 2 1 1 1 1 1

44.1 44.1 1 1 0 0 0 1

8.021 8.021 1 1 0 1 1 1

44.1 8.021 1 1 0 0 1 1

8.021 44.1 1 1 0 1 0 1


31/44

311

3.3.3 Digital Filter Characteristics


ADC Filter Characteristics ( TI DSP 250 fsMode Operation )

Passband 0.05 dB 0.416 fs Hz

Stopband 6 dB 0.5 fs Hz

Passband ripple 0.05 dB

Stopband attenuation f > 0.584 fs 60 dB

ADC Filter Characteristics ( TI DSP 272 fsand Normal Mode Operation )





ADC High-Pass Filter Characteristics

3 dB, fs= 44.1 kHz 3.7 Hz

3 dB, fs= 48 kHz 4.0 Hz

0.5 dB, fs= 44.1 kHz 10.4 Hz

0.5 dB, fs= 48 kHz 11.3 Hz0.1 dB fs= 44.1 kHz 21.6 Hz

0.1 dB, fs= 48 kHz 23.5 Hz

DAC Filter Characteristics (48-kHz Sampling Rate)





DAC Filter Characteristics (44.1-kHz Sampling Rate)






32/44

312

6

8

10

FilterResponse

dB

4

2

Normalized Audio Sampling Frequency

0

0 0.1 0.2 0.3

FILTER RESPONSE

vs

NORMALIZED AUDIO SAMPLING FREQUENCY

0.4 0.5

Figure 39. Digital De-Emphasis Filter Response44.1 kHz Sampling

6

8

100 0.10 0.20 0.30

FilterResponse

dB

4

2


0

0.40 0.50

FILTER RESPONSE

vs


Figure 310. Digital De-Emphasis Filter Response48 kHz Sampling


33/44

313

70

900 0.5 1 1.5

50

10

10

2 2.5 3

30

FilterResponse

dB


FILTER RESPONSE

vs


Figure 311. ADC Digital Filter Response 0: USB Mode(Group Delay = 12 Output Samples)

0.04

0.100 0.05 0.1 0.15 0.2 0.25 0.3

0

0.08

0.10

0.35 0.4 0.45 0.5

0.06

0.04

0.02

0.02

0.060.08

FilterResponse

dB


FILTER RESPONSE

vs


Figure 312. ADC Digital Filter Ripple 0: USB

(Group Delay = 20 Output Samples)


34/44

314

50

900 0.5 1 1.5 2

30

10

10

2.5 3

70FilterResponse

dB


FILTER RESPONSE

vs


Figure 313. ADC Digital Filter Response 1: USB Mode Only

0.04

0.100 0.05 0.1 0.15 0.2 0.25 0.3

0

0.08

0.10

0.35 0.4 0.45 0.5

0.06

0.04

0.02

0.02

0.06

0.08

FilterResponse

dB


FILTER RESPONSE

vs


Figure 314. ADC Digital Filter Ripple 1: USB Mode Only


35/44

315

70

900 0.5 1 1.5

50

10

10

2 2.5 3

30

FilterResponse

dB


FILTER RESPONSE

vs


Figure 315. ADC Digital Filter Response 2: USB mode and Normal Modes(Group Delay = 3 Output Samples)

0.2

0.40 0.05 0.1 0.15 0.2 0.25 0.3

0

0.3

0.4

0.35 0.4 0.45 0.5

0.2

0.1

0.1

0.3

FilterResponse

dB


FILTER RESPONSE

vs


Figure 316. ADC Digital Filter Ripple 2: USB Mode and Normal Modes


36/44

316

50

900 0.5 1 1.5

30

10

10

2 2.5 3

70FilterResponse

dB


FILTER RESPONSE

vs


Figure 317. ADC Digital Filter Response 3: USB Mode Only

0.2

0.40 0.05 0.10 0.15 0.20 0.25 0.30

0

0.3

0.4

0.35 0.40 0.45 0.50

0.2

0.1

0.1

0.3

FilterResponse

dB


FILTER RESPONSE

vsNORMALIZED AUDIO SAMPLING FREQUENCY

Figure 318. ADC Digital Filter Ripple 3: USB Mode Only


37/44

317

900 0.5 1 1.5

10

2 2.5 3

10

30

50

70FilterResponse

dB


FILTER RESPONSE

vs


Figure 319. DAC Digital Filter Response 0: USB Mode

0.04

0.10 0 0.05 0.1 0.15 0.2 0.25 0.3

0

0.08

0.10

0.35 0.4 0.45 0.5

0.06

0.04

0.02

0.02

0.06

0.08

FilterResponse

dB


FILTER RESPONSE

vs


Figure 320. DAC Digital Filter Ripple 0: USB Mode


38/44

318

50

900 0.5 1 1.5

30

10

10

2 2.5 3

70FilterResponse

dB


FILTER RESPONSE

vs


Figure 321. DAC Digital Filter Response 1: USB Mode Only

0.04

0.10 0 0.05 0.1 0.15 0.2 0.25 0.3

0.06

0.08

0.10

0.35 0.4 0.45 0.5

0.04

0.02

0

0.02

0.06

0.08

FilterResponse

dB


FILTER RESPONSE

vs


Figure 322. DAC Digital Filter Ripple 1: USB Mode Only


39/44

319

50

900 0.5 1 1.5

30

10

10

2 2.5 3

70FilterResponse

dB


FILTER RESPONSE

vs


Figure 323. DAC Digital Filter Response 2: USB Mode and Normal Modes

0.2

0.4 0 0.05 0.1 0.15 0.2 0.25 0.3

0.2

0.3

0.4

0.35 0.4 0.45 0.5

0.1

0

0.1

0.3

FilterResponse

dB


FILTER RESPONSE

vs


Figure 324. DAC Digital Filter Ripple 2: USB Mode and Normal Modes


40/44

320

70

900 0.5 1 1.5

30

10

10

2 2.5 3

50

FilterResponse

dB


FILTER RESPONSE

vs


Figure 325. DAC Digital Filter Response 3: USB Mode Only

0.2

0.40 0.05 0.1 0.15 0.2 0.25 0.3

0

0.3

0.4

0.35 0.4 0.45 0.5

0.2

0.1

0.1

0.3

FilterResponse

dB


FILTER RESPONSE

vs


Figure 326. DAC Digital Filter Ripple 3: USB Mode Only

The delay between the converter is a function of the sample rate. The group delays for the AIC23 are shown in thefollowing table. Each delay is one LR clock (1/sample rate).

Table 31. Group Dealys

FILTER GROUP DELAY

DAC type 0 11

DAC type 1 18

DAC type 2 5

DAC type 3 5

ADC type 0 12

ADC type 1 20

ADC type 2 3

ADC type 3 6


41/44

A1

Appendix A

Mechanical Data

GQE (S-PBGA-N80) PLASTIC BALL GRID ARRAY

98765

J

H

G

F

E

D

321

C

B

A

4

4,00 TYP5,10

4,90SQ

0,50

0,5

0

4200461/C 10/00

Seating Plane

0,62

0,68

0,25

0,35

1,00 MAX

0,08M 0,05

0,11

0,21

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. MicroStar Junior BGA configurationD. Falls within JEDEC MO-225

MicroStar Junior is a trademark of Texas Instruments.


42/44

A2

PW (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN

0,65 M0,10

0,10

0,25

0,50

0,75

0,15 NOM

Gage Plane

28

9,80

9,60

24

7,90

7,70

2016

6,60

6,40

4040064/F 01/97

0,30

6,60

6,20

8

0,19

4,30

4,50

7

0,15

14

A

1

1,20 MAX

14

5,10

4,90

8

3,10

2,90

A MAX

A MIN

DIM

PINS **

0,05

4,90

5,10

Seating Plane

08

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153


43/44

PACKAGING INFORMATION

Orderable Device Status (1) PackageType

PackageDrawing

Pins PackageQty

Eco Plan (2) Lead/Ball Finish MSL Peak Temp(3)

TLV320AIC23GQE NRND BGA MI

CROSTAR JUNI

OR

GQE 80 360 TBD SNPB Level-2A-235C-4 WKS

TLV320AIC23GQER NRND BGA MICROSTA

R JUNIOR


TLV320AIC23IGQE NRND BGA MICROSTA

R JUNIOR


TLV320AIC23IGQER NRND BGA MICROSTA

R JUNIOR


TLV320AIC23IPW NRND TSSOP PW 28 50 Green (RoHS &no Sb/Br)

CU NIPDAU Level-1-260C-UNLIM

TLV320AIC23IPWG4 ACTIVE TSSOP PW 28 50 Green (RoHS &no Sb/Br)


TLV320AIC23IPWR NRND TSSOP PW 28 2000 Green (RoHS &no Sb/Br)


TLV320AIC23IPWRG4 ACTIVE TSSOP PW 28 2000 Green (RoHS &no Sb/Br)


TLV320AIC23PW NRND TSSOP PW 28 50 Green (RoHS &no Sb/Br)


TLV320AIC23PWG4 ACTIVE TSSOP PW 28 50 Green (RoHS &no Sb/Br)


TLV320AIC23PWR NRND TSSOP PW 28 2000 Green (RoHS &no Sb/Br)


TLV320AIC23PWRG4 ACTIVE TSSOP PW 28 2000 Green (RoHS &no Sb/Br)


(1) The marketing status values are defined as follows:ACTIVE:Product device recommended for new designs.LIFEBUY:TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.NRND:Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part ina new design.PREVIEW:Device has been announced but is not in production. Samples may or may not be available.OBSOLETE:TI has discontinued the production of the device.

(2)Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check

http://www.ti.com/productcontentfor the latest availability information and additional product content details.TBD:The Pb-Free/Green conversion plan has not been defined.Pb-Free (RoHS):TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirementsfor all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered

at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.Pb-Free (RoHS Exempt):This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die andpackage, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHScompatible) as defined above.Green (RoHS & no Sb/Br):TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flameretardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3)MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder

PACKAGE OPTION ADDENDUM

www.ti.com 6-Dec-2006

Addendum-Page 1
http://www.ti.com/productcontenthttp://www.ti.com/productcontent


44/44

temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it isprovided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to theaccuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to takereasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis onincoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limitedinformation may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TIto Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 6-Dec-2006

aic23 datasheet

Documents