vlsi design testing and...

34
VLSI Design Testing and Fabrication Abdulah Alshafi

Upload: others

Post on 16-May-2020

11 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

VLSI Design Testing and Fabrication

Abdulah Alshafi

Page 2: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Outline

Introduction

Design Structured Design

Design Abstractions

Y-chart of Design partitioning

MIPS Architecture and Micro-architecture

Logic Design

Circuit Design

Physical Design

Design Verification

Fabrication

Page 3: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Introduction

Companies use hundreds of millions or sometimes billions of transistors which cost tens of millions of dollars or more to design. Talent - materials, devices, hardware designers,

software designers, mechanical engineering, chemical engineering, business (marketing, sales)

Complexity - hardware design, software design, test design, tools for fabrication and test

The greatest challenge in VLSI design is not in designing the individual transistors but rather managing the system complexity

Page 4: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Design

Structured Design Hierarchy

○ Partitioning a large system into multiple cores for units of functional blocks to cells which are constructed from transistors

Regularity

○ Aids the minimum number of different blocks for better design complexity management

Modularity

○ Defining interfaces between blocks to avoid unanticipated interaction

Locality

○ inputs and outputs are physically and temporally close

Page 5: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Design

Design Abstractions Architecture design

○ Describes the functions of the system

Microarchitecture design○ Describes how the architecture is partitioned into

registers and functional units

Logic design○ Describes how functional units are constructed

Circuit design○ Describes how transistors are used to implement

the logic

Physical design○ Describes the layout of the chip

Page 6: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Design Y-chart of Design partitioning

Page 7: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Y- chart design domains

Behavioral domain

Describes what a particular system does

Structural domain

Describes the interconnection of modules

necessary to achieve a particular behavior

Physical domain

Describes how to physically construct each

level of abstraction

Page 8: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

MIPS Architecture

MIPS (Microprocessor without Interlocked Pipeline Stages) is a reduce instruction set computer (RISC) developed by MIPS Computer Systems (now MIPS Technologies).*

MIPS is a 32-bit architecture with 32 registers Consider 8-bit subset using 8-bit datapath

Only implement 8 registers ($0 - $7)

$0 hardwired to 00000000

8-bit program counter

The MIPS also have later versions were 64-bit. *

*//en.wikipedia.org/wiki/MIPS_architecture

*//www.cs.cornell.edu/courses/cs3410/2008fa/MIPS_Vol1.pdf

Page 9: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Instruction set

Page 10: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

MIPS32 Architecture templates

Page 11: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

MIPS32 Program C code for Fibonacci program

Page 12: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

MIPS32 Program Translated to assembly language

Page 13: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

MIPS32 Program Translated to machine language

Page 14: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

MIPS32 Microarchitecture

Page 15: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

MIPS32 Controller FSM state

transition diagram

Page 16: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Logic Design

Top-Level interfaces

Block diagrams

Hierarchy

Hardware Description languages

Page 17: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Top-Level interfaces

Page 18: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Block Diagrams Top-level MIPS block diagram

Page 19: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Block Diagram

8-bit datapath viewed as

Wordslice

Bitslice

Page 20: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Hierarchy

Page 21: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Hardware Description Languages (HDL)

Two most popular HDLs

Verilog

VHDL

Structural HDL

Specifies how a cell is composed of other

cells or primitive gates and transistors

Behavioral HDL

Specifies what a cell does

Page 22: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Circuit Design

Page 23: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Physical Design

Floorplanning

Standard Cells

Pitch matching

Slice Plans

Illustrates the ordering of wordslice and the

allocation of wiring each bitslice

Arrays

Area Estimation

Page 24: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Floorplanning

Page 25: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Actual chip layout

Page 26: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Standard Cells

Page 27: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Standard Cells

Page 28: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Pitch Matching

Page 29: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Pitch Matching MIPS Datapath

Page 30: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Slice Plans

Page 31: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Arrays

Page 32: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Area Estimation Need area estimates to make floorplan

Compare to another block you already

designed

Or estimate from transistor counts

Budget room for large wiring tracks

Your mileage may vary!

Page 33: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Design Verification

Page 34: VLSI Design Testing and Fabricationweb.cecs.pdx.edu/~chiang/ECE_425_525_Winter_2011/Abdulah_Alsh… · MIPS Architecture MIPS (Microprocessor without Interlocked Pipeline Stages)

Fabrication,

Packaging & Testing