verification of parameterized timed systems

76
Verification of Parameterized Timed Systems Parosh Aziz Abdulla Uppsala University Johann Deneux Pritha Mahata Aletta Nylen

Upload: drake-ayers

Post on 31-Dec-2015

49 views

Category:

Documents


0 download

DESCRIPTION

Verification of Parameterized Timed Systems. Parosh Aziz Abdulla Uppsala University. Johann Deneux Pritha Mahata Aletta Nylen. Outline. Parameterized Timed Systems Syntactic and Semantic Variants. with one clock with several clocks discrete time domain. Safety Properties. - PowerPoint PPT Presentation

TRANSCRIPT

Page 1: Verification  of  Parameterized Timed Systems

Verification of

Parameterized Timed Systems

Parosh Aziz Abdulla

Uppsala University

Johann DeneuxPritha MahataAletta Nylen

Page 2: Verification  of  Parameterized Timed Systems

Outline

• Parameterized Timed Systems

• Syntactic and Semantic Variants

• with one clock• with several clocks • discrete time domain

Safety Properties

Page 3: Verification  of  Parameterized Timed Systems

Parameterized System of Timed Processes –(Timed Networks)

Timed Process:x:=0

x<5

Parameterized System:

Page 4: Verification  of  Parameterized Timed Systems

Single Clock Timed Networks - TN(1)

Timed Process:x:=0

x<5

(single clock)

Parameterized System:

Page 5: Verification  of  Parameterized Timed Systems

Challenge: arbitrary rather than fixed size

x=0 x<1 x>1x:=0

Fischer’s Protocol

Timed Process:

critical section

Parameterized Network:

arbitrary size

Page 6: Verification  of  Parameterized Timed Systems

Single Clock Timed Networks - TN(1)

State = Configuration

2.3 1.4 5.2 3.7 1.0 8.1

Timed Process:x:=0

x<5

(single clock)

Parameterized System:

Page 7: Verification  of  Parameterized Timed Systems

Initial Configurations

0 0 0 0 0 0 0 0 0 0

Single Clock Timed Networks - TN(1)

Timed Process:x:=0

x<5

(single clock)

Parameterized System:

Page 8: Verification  of  Parameterized Timed Systems

2.8 1.9 5.7 4.2 0.5 8.6

2.3 1.4 5.2 3.7 0.0 8.1

Timed Transitions

0.5

Page 9: Verification  of  Parameterized Timed Systems

x<5 x:=0

2.3 1.4 0.0 3.7 1.0 8.1

Discrete Transitions

2.3 1.4 5.2 3.7 1.0 8.1

Page 10: Verification  of  Parameterized Timed Systems

• Unbounded number of clocks• Cannot be modeled as timed automata

TN(1) :

Page 11: Verification  of  Parameterized Timed Systems

• Unbounded number of clocks• Cannot be modeled as timed automata

TN(1) :

How to check Safety Properties ?

Page 12: Verification  of  Parameterized Timed Systems

configurations equivalent if they agree (up to cmax) on:

colours integral parts of clock values ordering on fractional parts

3.1 4.8 1.5 6.2 5.6

3.2 4.8 1.6 6.4 5.7

Equivalence on Configurations

Page 13: Verification  of  Parameterized Timed Systems

configurations equivalent if they agree (up to cmax) on:

colours integral parts of clock values ordering on fractional parts

3.1 4.8 1.5 6.2 5.6

3.2 4.8 1.6 6.4 5.7

Equivalence on Configurations

3.3 1.7 4.8

Page 14: Verification  of  Parameterized Timed Systems

configurations equivalent if they agree (up to cmax) on:

colours integral parts of clock values ordering on fractional parts

3.1 4.8 1.5 6.2 5.6

3.2 4.8 1.6 6.4 5.7

3.3 1.7 4.8

3.1 1.8 4.9

Equivalence on Configurations

Page 15: Verification  of  Parameterized Timed Systems

Ordering on Configurations

c1 c2 iff c3 :

c1 c3

c3 c2

<

3.1 4.8 1.5 6.2 5.6

4.9 6.4 5.7

Page 16: Verification  of  Parameterized Timed Systems

Ordering on Configurations

3.1 4.8 1.5 6.2 5.6

4.9 6.4 5.7

4.8 6.2 5.6

c1 c2 iff c3 :

c1 c3

c3 c2

<

Page 17: Verification  of  Parameterized Timed Systems

• mutual exclusion: Bad States : # processes in critical section > 1

Safety Properties

x=0 x<1 x>1x:=0

section critical

3.4 8.1

Page 18: Verification  of  Parameterized Timed Systems

• mutual exclusion: Bad States : # processes in critical section > 1

Ideal = Upward closed set of configurations

Safety Properties

x=0 x<1 x>1x:=0

critical section

3.3 8.2 2.3 1.4 5.2 3.7 3.4 8.1

Page 19: Verification  of  Parameterized Timed Systems

Ideal = Upward closed set of configurations

Safety = reachability of ideals

• mutual exclusion: Bad States : # processes in critical section > 1

Safety Properties

x=0 x<1 x>1x:=0

critical section

3.3 8.2 2.3 1.4 5.2 3.7 3.4 8.1

Page 20: Verification  of  Parameterized Timed Systems

Checking Safety Properties:Backward Reachability Analysis

bad statesinitial states

Page 21: Verification  of  Parameterized Timed Systems

Checking Safety Properties:Backward Reachability Analysis

bad statesinitial states

Pre

Page 22: Verification  of  Parameterized Timed Systems

Checking Safety Properties:Backward Reachability Analysis

bad statesinitial states

PrePrePrePre

Page 23: Verification  of  Parameterized Timed Systems

Properties of -- Monotonicity

c1c3

c2

Page 24: Verification  of  Parameterized Timed Systems

Properties of -- Monotonicity

c1c3

c2

c4

Page 25: Verification  of  Parameterized Timed Systems

Properties of -- Monotonicity

c1c3

c2

c4c5

Page 26: Verification  of  Parameterized Timed Systems

Properties of -- Monotonicity

c1c3

c2

c4c5

c6

Page 27: Verification  of  Parameterized Timed Systems

Properties of -- Monotonicity

c1c3

c2

c4c5

c6

Page 28: Verification  of  Parameterized Timed Systems

Monotonicity ideals closed under computing Pre

Page 29: Verification  of  Parameterized Timed Systems

I

Monotonicity ideals closed under computing Pre

Page 30: Verification  of  Parameterized Timed Systems

I

Monotonicity ideals closed under computing Pre

Page 31: Verification  of  Parameterized Timed Systems

I

Monotonicity ideals closed under computing Pre

Page 32: Verification  of  Parameterized Timed Systems

IPre(I)

Monotonicity ideals closed under computing Pre

Page 33: Verification  of  Parameterized Timed Systems

Checking Safety Properties:Backward Reachability Analysis

bad statesinitial states

PrePrePrePre

Ideals

Page 34: Verification  of  Parameterized Timed Systems

Existential Zones

x1 x2 x3

1 x2 - x12 x2 - x3

Page 35: Verification  of  Parameterized Timed Systems

Existential Zones

x1 x2 x3

1 x2 - x12 x2 - x3

3.1 7.2 4.6

Page 36: Verification  of  Parameterized Timed Systems

Existential Zones

minimal requirement

x1 x2 x3

1 x2 - x12 x2 - x3

3.1 3.5 7.2 0.5 4.6

3.1 7.2 4.6

Page 37: Verification  of  Parameterized Timed Systems

Existential Zones

Existential Zone Ideal

minimal requirement

x1 x2 x3

1 x2 - x12 x2 - x3

3.1 3.5 7.2 0.5 4.6

3.1 7.2 4.6

Page 38: Verification  of  Parameterized Timed Systems

Existential Zones – Computing Pre

x1 x2 x3

1 x2 - x12 x2 - x3

Page 39: Verification  of  Parameterized Timed Systems

Existential Zones – Computing Pre

x1 x2 x4

1 x2 - x1

x5

2 x5

4 x4

x1 x2 x3

1 x2 - x12 x2 - x3

4 x 2 x

Page 40: Verification  of  Parameterized Timed Systems

Checking Safety Properties:Backward Reachability Analysis

bad statesinitial states

PrePrePrePre

Existential Zones

Page 41: Verification  of  Parameterized Timed Systems

Termination

Existential Zones BQO (and therefore WQO)

Page 42: Verification  of  Parameterized Timed Systems

Termination

Existential Zones BQO (and therefore WQO)

Theorem:Safety properties can be decided for TN(1)

Page 43: Verification  of  Parameterized Timed Systems

Multi-Clock Timed Networks – TN(K)

Timed Process:x:=0

x<5

Parameterized Network:

Configuration

2.3 1.4 5.2 3.7 1.0 8.1

(two clocks) y>3

1.4 5.6 0.2 9.2 2.8 0.1

x

y

Page 44: Verification  of  Parameterized Timed Systems

Timed Transitions

0.5

2.3 1.4 5.2 3.7 1.0 8.1

1.4 5.6 0.2 9.2 2.8 0.1

x

y

x

y

2.8 1.9 5.7 4.2 1.5 8.6

1.9 6.1 0.7 9.7 3.3 0.6

Page 45: Verification  of  Parameterized Timed Systems

y<5 x>4 x:=0

Discrete Transitions

2.3 1.4 5.2 3.7 1.0 8.1

1.4 5.6 0.2 9.2 2.8 0.1

x

y

2.3 0.0 5.2 3.7 1.0 8.1

1.4 5.6 0.2 9.2 2.8 0.1

x

y

Page 46: Verification  of  Parameterized Timed Systems

x1 y1

1 y2 - x12 x2 - y1

x2 y2

xi and yi

belong to the same process

Page 47: Verification  of  Parameterized Timed Systems

Checking Safety Properties:Backward Reachability Analysis

bad statesinitial states

PrePrePrePre

Existential Zones

Page 48: Verification  of  Parameterized Timed Systems

x1 < x2 < x3< x4y1 = x2

y2 = x3

y3 = x4

x1 y1 x2 y2 x3 y3

y4 = x1

y1

x1y2

x2 x3y3

x3y3

x4 y4

Termination nolonger guaranteed !!

Page 49: Verification  of  Parameterized Timed Systems

x1 y1

y1 = x2

x2 y2

y2 = x1

x1 < x2

x1 x2y1

y2

Termination nolonger guaranteed !!

Page 50: Verification  of  Parameterized Timed Systems

x1 y1

y1 = x2

x2 y2

y2 = x1

x1 < x2

x1 < x2 < x3

y1 = x2

y2 = x3

y3 = x1

x1 y1 x2 y2 x3 y3

x1 x2y1

y2

y1

x1y2

x2 x3y3

Termination nolonger guaranteed !!

Page 51: Verification  of  Parameterized Timed Systems

x1 < x2 < x3

y1 = x2

y2 = x3

y3 = x1

x1 y1 x2 y2 x3 y3

x1 < x2 < x3< x4y1 = x2

y2 = x3

y3 = x4

x1 y1 x2 y2 x3 y3

y4 = x1

y1

x1y2

x2 x3y3

x3y3

x4 y4

Termination nolonger guaranteed !!

y1

x1y2

x2 x3y3

Page 52: Verification  of  Parameterized Timed Systems

Termination nolonger guaranteed !!

Page 53: Verification  of  Parameterized Timed Systems

Simulation of 2-counter machine by TN(2)

Timed processes:• One models control state• Some model c1

• Some model c2

• The rest are idle

c1++

c2=0?c2--M:

Encoding of configurations in M:

Page 54: Verification  of  Parameterized Timed Systems

Simulation of 2-counter machinec1++

c2=0?c2--M:

Encoding of c1 :

# c1=3 left end

0.1 0.3 0.50.10.3 0.5 0.7 0.90.90.7

right end

Page 55: Verification  of  Parameterized Timed Systems

Simulating a Decrement c1--

q1

q2

x=1 y=1 x:=0

q1

q2 idle

0<x y:=0

0.1 0.3 0.50.10.3 0.5 0.7 0.90.90.7

Page 56: Verification  of  Parameterized Timed Systems

Simulating a Decrement c1--

q1

q2

x=1 y=1 x:=0

q1

q2 idle

0<x y:=0

0.10.2 0.4 0.6

0.20.4 0.6 0.8 1.01.00.8

0.1 0.3 0.50.10.3 0.5 0.7 0.90.90.7

Page 57: Verification  of  Parameterized Timed Systems

Simulating a Decrement c1--

q1

q2

x=1 y=1 x:=0

q1

q2 idle

0<x y:=0

0.2 0.4 0.60.20.4 0.6 0.8 1.01.00.8

0.2 0.4 0.60.4 0.6 0.8 1.0

0.8

Page 58: Verification  of  Parameterized Timed Systems

Simulating a Decrement c1--

q1

q2

x=1 y=1 x:=0

q1

q2 idle

0<x y:=0

0.2 0.4 0.60.4 0.6 0.8 1.0

0.8

0 0.4 0.60.4 0.6 0.8 1.0

0.8

Page 59: Verification  of  Parameterized Timed Systems

Simulating a Decrement c1--

q1

q2

x=1 y=1 x:=0

q1

q2 idle

0<x y:=0

0 0.4 0.60.4 0.6 0.8 1.0

0.8

0 0.4 0.60.4 0.6 0.8 0

0.8

Page 60: Verification  of  Parameterized Timed Systems

Simulating Zero Testingc1=0?q1 q2

x>0y=1 x:=0

q1

q2

x=1y:=0

0.20.20.7

0.7

0.50.5 0

0

0.50.51.0

1.0

0.3

Page 61: Verification  of  Parameterized Timed Systems

Theorem:Checking Safety properties undecidable for TN(2)

Page 62: Verification  of  Parameterized Timed Systems

Discrete Timed Networks - DTN(K)

State = Configuration

2 1 5 3 1 8

Clocks interpreted over the discrete time domain

2 1 5 3 1 8 Timed Transitions

4 3 7 5 3 10

2

Page 63: Verification  of  Parameterized Timed Systems

cmax = 1

0

1

2*

0

1

2*

0

1

2*

4

2

3

3

0

6

5

0

8

# processes having:

same state clock value (up to cmax)

Exact Abstraction

Page 64: Verification  of  Parameterized Timed Systems

x=0 x:=0 x=1

0

1

2*

0

1

2*

0

1

2*

4

2

3

3

0

6

5

0

8

0

1

2*

0

1

2*

0

1

2*

5

1

3

4

0

6

4

0

8

Discrete Transitions

Page 65: Verification  of  Parameterized Timed Systems

0

1

2*

0

1

2*

0

1

2*

4

2

3

3

0

6

5

0

8

1

0

1

2*

0

1

2*

0

1

2*

0

4

5

0

3

6

0

5

8

Timed Transitions

Page 66: Verification  of  Parameterized Timed Systems

0

1

2*

0

1

2*

0

1

2*

4

2

3

3

0

6

5

0

8

Symbolic Representation

minimal element

Page 67: Verification  of  Parameterized Timed Systems

Checking Safety Properties:Backward Reachability Analysis

bad statesinitial states

PrePrePrePre

Minimal elements

Page 68: Verification  of  Parameterized Timed Systems

Theorem:Checking Safety properties decidable for DTN(K)

Page 69: Verification  of  Parameterized Timed Systems

Implementation

Page 70: Verification  of  Parameterized Timed Systems

TPN - Parameterized Fischer

2 seconds

Page 71: Verification  of  Parameterized Timed Systems

Lynch-Shavit’s Protocol

Page 72: Verification  of  Parameterized Timed Systems

Lynch-Shavit’s Protocol

Parameterized Network:

arbitrary size

Page 73: Verification  of  Parameterized Timed Systems

TPN- Parameterized Lynch-Shavit

25 minutes

Page 74: Verification  of  Parameterized Timed Systems

Syntactic Variants

Open timed networks: strict clock constraints

Closed timed networks: non-strict clock constraints

undecidable

decidable

Semantic Variants

Robust timed networks: semantically strict clock constraints undecidable

Page 75: Verification  of  Parameterized Timed Systems

Summary

• TN(1) : decidable• TN(2) : undecidable• DTN(K) : decidable• TN(2) open : undecidable• TN(K) closed : decidable• TN(2) robust : undecidable

Page 76: Verification  of  Parameterized Timed Systems

Future work

Acceleration and Widening Forward Analysis Price Timed Networks Stochastic Variants