ultra low power jan 15
DESCRIPTION
low power techniquesTRANSCRIPT
![Page 1: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/1.jpg)
Ultra low power
![Page 2: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/2.jpg)
Low power hand
04/18/23 ULTRA LOW POWER TECHNIQUES 2
![Page 3: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/3.jpg)
Ultra low power techniques
• Subthreshold operation• Encoding• Parallel processing• Balance computation and communication • Reduce the amount of information to be processed• Operate slowly and adiabatically• feed forward information reduction• Dynamic Voltage and Frequency Scaling (DVFS)• Dynamic Power Switching (DPS)
04/18/23 ULTRA LOW POWER TECHNIQUES 3
![Page 4: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/4.jpg)
Subthreshold operation
Advantages:• The gm/I ratio is maximum such that speed per watt or precision per watt is
maximized.• for a given VDD, the on–off current ratio is maximized in this regime.• enable VDD minimization• velocity saturation effects and thermal noise are nonexistent in the Subthreshold
regime and improve energy efficiency in the analog and digital domains.• resistive and inductive drops due to parasitic that can degrade gm are minimized
Disadvantages:• highly sensitive to transistor mismatch, power-supply noise, and temperature.• Linearization is more difficult
04/18/23 ULTRA LOW POWER TECHNIQUES 4
![Page 5: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/5.jpg)
ULP techniques…
• Encoding• Efficient encoding minimizes switching and leakage power
• Parallel processing• High speed, low power but area increased
• Balance computation and communication (data compression)• Less computation, more transmission• More compuatation, less transmission
• Reduce the amount of information to be processed• Using AGC circuits/ learning circuits to accumulate knowledge • Needs knowledge of algorithms, signal processing, architecture, circuit topology,
device physics
04/18/23 ULTRA LOW POWER TECHNIQUES 5
![Page 6: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/6.jpg)
ULP techniques…
• Operate slowly• Operate five times below fT
• Minimizes the voltage drop• Minimizes power dissipation
• Adiabatic switching• Reuse the signal energy• When voltage between drain and source exists, don’t on or off the transistor• The transistor must not be turned off when there is a significant current
flowing between its source and drain
04/18/23 ULTRA LOW POWER TECHNIQUES 6
![Page 7: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/7.jpg)
ULP techniques…
• feed forward information reduction• Clock gating• Wake up circuits
• Dynamic Voltage and Frequency Scaling (DVFS)• Dynamic Power Switching (DPS)
04/18/23 ULTRA LOW POWER TECHNIQUES 7
![Page 8: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/8.jpg)
REVERSIBLE LOGIC
04/18/23 REVERSIBLE LOGIC 8
![Page 9: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/9.jpg)
Gates
• Feynman gate• Toffoli gate• Fredkin gate• Double Feynman Gate (F2G) • Peres Gate • TSG gate • Sayem gate
REVERSIBLE LOGIC 904/18/23
![Page 10: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/10.jpg)
Feynman gate (controlled NOT gate)
04/18/23 REVERSIBLE LOGIC 10
![Page 11: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/11.jpg)
Toffoli gate (controlled-controlled NOT gate)
04/18/23 REVERSIBLE LOGIC 11
![Page 12: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/12.jpg)
Fredkin gate (Controlled swap gate)
04/18/23 REVERSIBLE LOGIC 12
![Page 13: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/13.jpg)
Double Feynman Gate (F2G)
04/18/23 REVERSIBLE LOGIC 13
![Page 14: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/14.jpg)
Peres Gate
04/18/23 REVERSIBLE LOGIC 14
![Page 15: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/15.jpg)
TSG gate
04/18/23 REVERSIBLE LOGIC 15
![Page 16: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/16.jpg)
Sayem gate
04/18/23 REVERSIBLE LOGIC 16
![Page 17: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/17.jpg)
REVERSIBLE BASIS
04/18/23 REVERSIBLE LOGIC 17
![Page 18: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/18.jpg)
REVERSIBLE SIMULATION OF CLASSICAL GATES
04/18/23 REVERSIBLE LOGIC 18
![Page 19: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/19.jpg)
Using Fredkin gate
04/18/23 REVERSIBLE LOGIC 19
![Page 20: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/20.jpg)
• Garbage bit• Non constant output line that is not part of the desired result
• Ancilla bit• Bit assured to be constant at both input and output
04/18/23 REVERSIBLE LOGIC 20
![Page 21: Ultra Low Power Jan 15](https://reader030.vdocuments.mx/reader030/viewer/2022032522/55cf8eef550346703b97200d/html5/thumbnails/21.jpg)
References
• Universal Principles for Ultra Low Power and Energy Efficient Design by Rahul Sarpeshkar, Senior Member, IEEE, TCAS II Vol 59, no.4,April 2012• Design of Reversible logic circuits using standard cells-standard cells and
functional programming by Michael Kirkedal Thomsen, ISSN: 0107-8283• Introduction to Reversible Logic Gates & its Application by Sujatha.S.Chiwande,
NCICT 2011
04/18/23 ULTRA LOW POWER TECHNIQUES & REVERSIBLE LOGIC 21