ts55101 wide input high efficiency charger for li-ion
TRANSCRIPT
TS55101
Wide Input High Efficiency Charger for Li-Ion Batteries
POWER MANAGEMENT
TS55101
Final Datasheet Rev 2.1
www.semtech.com 1 of 30 Semtech
Brief Description
The TS55101 is a DC/DC synchronous switching lithium-ion (Li-Ion) battery charger with fully integrated power switches, internal compensation, and extensive fault protection.
Its switching frequency of 1MHz enables the use of small filter components, resulting in smaller board space and reduced BOM costs.
The TS55101 utilizes constant current trickle charge in Pre-Charge mode. In Full-Charge Constant-Current Mode, the regulation is for constant current (CC). Once termination voltage is reached, the regulator operates in voltage mode. When the regulator is disabled (the EN pin is low), the device draws 10µA (typical) quiescent current. The Leakage current from the battery is below 1µA.
The TS55101 includes supervisory reporting through the NFLT (inverted fault) open-drain output to interface other components in the system. Device programming is achieved by an I²C™ interface through the SCL and SDA pins.
Benefits Up to 2.0A of continuous output current in Constant-
Current (CC) Mode High efficiency – up to 92% with typical loads High programmability for custom charge parameters
Available Support Evaluation Kit
Application Notes
Features Internal charge current sensing
VBAT reverse-current blocking
Programmable temperature-compensated termination voltage: 3.9V to 4.5V ± 0.6%
User programmable maximum charge current: 200mA to 2000mA
Current mode PWM control in constant voltage
Supervisor for VBAT reported at the nFLT pin
Input supply under-voltage lockout
Extensive protection for over-current, over-temperature, VBAT over-voltage, charging and pre-charging timeout
Charge status indication
I2C™ program interface with EEPROM registers
Integrated 50mA LDO output
Physical Characteristics Wide input voltage range: VBAT + 0.3V (4.4V min.) to
16.5V Junction operating temperature: -40°C to 125°C Package: 16-pin PQFN (3mm x 3mm), Lead-free,
fully WEEE and RoHS compliant
TS55101 Application Circuit
COUT
LOUT
Battery
RTHMRPULLUP
(optional)
VDD
RPULLUP
(optional)
VDD
CVDD
GND
EN
BOOT
SW
NFLT
VBAT
SCL
PGND
VIN
SDA
VTHERM
VOUT
VDD
TS55101
CIN
RREF
VDD
www.semtech.com 2 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
TS55101 Block Diagram
www.semtech.com 3 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
1 TS55101 Characteristics
Important: Stresses beyond those listed under “Absolute Maximum Ratings” (section 1.1) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “Recommended Operating Conditions” is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.
1.1. Absolute Maximum Ratings
Over operating ambient temperature range unless otherwise noted.
Table 1.1 Absolute Maximum Ratings
Parameter Value 1) Unit
VDD, EN, NFLT, SCL, SDA, VTHERM, VBAT -0.3 to 5.5 V
VIN -0.3 to 20 V
BOOT -0.3 to 25 V
SW -1 to 20 V
Maximum Junction Temperature, TJMAX 150 °C
Storage Temperature Range, TSTOR -65 to 150 °C
Electrostatic Discharge – Human Body Model 2) – NFLT pin ±1.9k V
Electrostatic Discharge – Human Body Model 2) – all other pins ±2.0k V
Electrostatic Discharge – Machine Model 2) +/-200 V
Peak IR Reflow Temperature (10s to 30s)) 260 °C
1) All voltage values are with respect to network ground terminal.
2) ESD testing is performed according to the respective JESD22 JEDEC standard.
www.semtech.com 4 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
1.2. Thermal Characteristics
Table 1.2 Thermal Characteristics
Parameter Symbol Value 1) Unit
Thermal Resistance Junction to Ambient 1) JA 33-36 °C/W
Thermal Resistance Junction to Case JC 1.2-3.9 °C/W
1) Assumes a 3x3mm QFN-16 in 1 in2 area of 2 oz. copper and 25°C ambient temperature with 4 thermal vias beneath pad
1.3. Recommended Operating Conditions
Table 1.3 Recommended Operating Conditions
Parameter Symbol Min Typ Max Unit
Input Operating Voltage at VIN Pin VIN 4.6 12 16.5 V
Thermal Reference Resistor RREF 10 k
Output Filter Inductor Typical Value 1) LOUT 4.7 µH
Output Filter Capacitor Typical Value 2) COUT 4.7 µF
Output Filter Capacitor ESR COUT-ESR 100 m
Input Supply Bypass Capacitor Value 3) CIN 10 µF
VDD Supply Bypass Capacitor Value 2) CVDD 2.2 10 µF
Bootstrap Capacitor CBOOT 22 nF
Operating Ambient Temperature TA -40 85 °C
Operating Junction Temperature TJ -40 125 °C
1) For best performance, use an inductor with a saturation current rating higher than the maximum VBAT load requirement plus the inductor current ripple.
2) For best performance, use a low ESR ceramic capacitor.
3) For best performance, use a low ESR ceramic capacitor. If CIN is not a low ESR ceramic capacitor, add a 0.1µF ceramic capacitor in parallel to CIN. Input supply cap has to be chosen to limit voltage ripple to <10% of VIN.
www.semtech.com 5 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
1.4. Electrical Characteristics
Electrical characteristics TJ = -40°C to 125°C, VIN = 12V, (unless otherwise noted)
Table 1.4 Electrical Characteristics
Parameter Symbol Condition Min Typ Max Unit
VIN Supply Voltage
Voltage Input VIN Ensure that Vin > VBAT + 0.3V 4.6 12 16.5 V
Quiescent Current
Normal Mode
ICC-NORM ILOAD = 0A, no switching
EN 2.2V (HIGH)
3 mA
Quiescent Current
Disabled Mode
ICC--DISABLE EN = 0V 10 50 µA
VBAT Leakage
Leakage Current From Battery IBAT-LEAK
EN = 0V, VVBAT = 4.1V, VIN = 12V
Tj=25C 1
µA EN = 0V, VVBAT = 4.1V
TJ = -40°C to 125°C 5
VIN Under-Voltage Lockout
Input Supply Under-Voltage Threshold
VIN-UV VIN increasing, minimum value to guarantee startup in all conditions
4.07 4.4 4.6 V
Input Supply Under-Voltage Threshold Hysteresis
VIN-UV_HYST 165 mV
OSC
Oscillator Frequency fOSC 0.9 1 1.1 MHz
NFLT Open Drain Output
High-Level Output Leakage IOH-NFLT VNFLT = VDD 0.1 µA
Low-Level Output Voltage VOL-NFLT INFLT = -1mA 0.4 V
EN/SCL/SDA Input Voltage Thresholds
High Level Input Voltage VIH Internal Pull-up resistance EN pin only: (125k…195k) to 4.2V internal supply rail.
2.2 V
Low Level Input Voltage VIL 0.6 V
Input Hysteresis – EN, SCL, SDA Pins
VHYST 200 mV
Input Leakage – EN Pin IIN-EN VEN=VDD 2 µA
VEN=0V -2.0 µA
Input Leakage – SCL Pin IIN-SCL VSCL=VDD 90 µA
VSCL=0V -0.1 µA
Input Leakage – SDA Pin IIN-SDA VSDA=VDD 0.1 µA
VSDA=0V -0.1 µA
Low-Level Output Voltage VOL-SDA ISDA = -1mA 0.4 V
Thermal Shutdown
www.semtech.com 6 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
Parameter Symbol Condition Min Typ Max Unit
Thermal Shutdown Junction Temperature
TSD 130 150 °C
TSD Hysteresis TSD-HYST 10 °C
Pre-Charge End
Pre-charge Voltage Threshold VPRECHG 2.9 3.0 3.1 V
Pre-charge Voltage Hysteresis VPC-HYST 130 mV
Charge Restart
Voltage Below Termination for Charging Restart
VRESTART 60 mV+
VDD LDO Output
LDO Output Voltage VLDO At VIN > 5.5V 4.75 5.0 5.25 V
LDO Output Current ILDO 50 mA
LDO Drop Out LDODO VIN=5V, Iout=50mA 400 mV
Charging Regulator with LOUT =4.7µH and COUT=4.7µF
Output Current Limit Tolerance in Full-Charge Mode1
IBAT-FC1 1500mA Setting 1400 1500 1600 mA
Output Current Limit Tolerance in Full-Charge Mode1
IBAT-FC2 800mA Setting 720 800 880 mA
Termination Voltage Tolerance in Top-Off Mode
VBAT-TO 0°C < TJ < 60°C VTERM = 4.20V
VBAT is user programmable; see section 2.7.
4.175 -0.6%
4.20 4.225 0.6%
V
Top-Off Mode Time Out tTO 0 120 Minutes
Full-Charge Timer tFC 60 600 Minutes
Pre-Charge Timer tPC 60 240 Minutes
Timer Accuracy tACC -10% +10%
High Side Switch On Resistance
RDSON
ISW = -1A, TJ=25°C 105 125 mΩ
Low Side Switch On Resistance
ISW = 1A, TJ=25°C 80 mΩ
Battery FET Switch On Resistance
RDSON Icharge=1A, Tj=25C 50 mΩ
Maximum Output Current IBAT 1.5 2 A
Over-Current Detect IOCD HS switch current 2.5 A
VBAT Over-Voltage Threshold VBAT-OV VBAT = 3.9V 100.5 102.5 104.5
%
Maximum Duty Cycle DUTYMAX 98 %
1) The 200mA and 300mA settings will typically be around 15% higher than shown in table.
www.semtech.com 7 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
Parameter Symbol Condition Min Typ Max Unit
Thermistor (VTH_REF = 5V)
Thermistor: 10KΩ Temperature Thresholds – β=3434K
0°C VTHERM Threshold 10°C Increasing Temp. 63.8 64.8 65.8 %VTH_REF
10°C VTHERM Threshold 11°C Increasing Temp. 62.8 63.8 64.8 %VTH_REF
45°C VTHERM Threshold 45°C Increasing Temp. 31.6 32.6 33.6 %VTH_REF
50°C VTHERM Threshold 50°C Increasing Temp. 28.1 29.1 30.1 %VTH_REF
60°C VTHERM Threshold 60°C Increasing Temp. 21.9 22.9 23.9 %VTH_REF
50°C VTHERM Threshold 50°C Decreasing Temp. 28.1 29.1 30.1 %VTH_REF
50°C VTHERM Threshold 49°C Decreasing Temp. 28.8 29.8 30.8 %VTH_REF
45°C VTHERM Threshold 44°C Decreasing Temp. 32.4 33.4 34.4 %VTH_REF
10°C VTHERM Threshold 10°C Decreasing Temp. 63.8 64.8 65.8 %VTH_REF
0°C VTHERM Threshold 0°C Decreasing Temp. 73.2 74.2 75.2 %VTH_REF
Thermistor: 100KΩ Temperature Thresholds – β=4311K
0°C VTHERM Threshold 10°C Increasing Temp. 67.3 68.3 69.3 %VTH_REF
10°C VTHERM Threshold 11°C Increasing Temp. 66.1 67.1 68.1 %VTH_REF
45°C VTHERM Threshold 45°C Increasing Temp. 27.7 28.7 29.7 %VTH_REF
50°C VTHERM Threshold 50°C Increasing Temp. 23.6 24.6 25.6 %VTH_REF
60°C VTHERM Threshold 60°C Increasing Temp. 16.9 17.9 18.9 %VTH_REF
50°C VTHERM Threshold 50°C Decreasing Temp. 23.6 24.6 25.6 %VTH_REF
50°C VTHERM Threshold 49°C Decreasing Temp. 24.4 25.4 26.4 %VTH_REF
45°C VTHERM Threshold 44°C Decreasing Temp. 28.5 29.5 30.5 %VTH_REF
10°C VTHERM Threshold 10°C Decreasing Temp. 67.3 68.3 69.3 %VTH_REF
0°C VTHERM Threshold 0°C Decreasing Temp. 78.0 79.0 80.0 %VTH_REF
www.semtech.com 8 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
1.5. I2C™ Interface Timing Requirements
Electrical characteristics TJ = -40°C to 125°C, VIN = 12V. See Figure 2.6 for an illustration of the timing specifications given in Table 1.5.
Table 1.5 I2C™ Interface Timing Characteristics
Parameter Symbol Standard Mode Fast Mode 1)
Unit Min Max Min Max
I2C™ Clock Frequency fscl 0 100 0 400 kHz
I2C™ Clock High Time tsch 4 0.6 µs
I2C™ Clock Low Time tscl 4.7 1.3 µs
I2C™ Tolerable Spike Time 2) tsp 0 50 0 50 ns
I2C™ Serial Data Setup Time tsds 250 250 ns
I2C™ Serial Data Hold Time tsdh 0 0 µs
I2C™ Input Rise Time 2) ticr 1000 300 ns
I2C™ Input Fall Time 2) ticf 300 300 ns
I2C™ Output Fall Time; 10pF to 400pF Bus 2)
tocf 300 300 ns
I2C™ Bus Free Time Between Stop and Start
tbuf 4.7 1.3 µs
I2C™ Start or Repeated Start Condition Setup Time
tsts 4.7 0.6 µs
I2C™ Start or Repeated Start Condition Hold Time
tsth 4 0.6 µs
I2C™ Stop Condition Setup Time 2) tsps 4 0.6 µs
1) The I²C™ interface will operate in either standard or fast mode.
2) Parameter not tested in production.
www.semtech.com 9 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
2 Functional Description
The TS55101 is a fully-integrated Li-Ion battery charger IC based on a highly-efficient switching topology. It is configurable for termination voltage, charge current, and additional variables to allow optimum charging conditions for a wide range of Li-Ion batteries. The 1MHz internal switching frequency facilitates low-cost LC filter combinations. Figure 2.1 provides a block diagram for the TS55101.
Figure 2.1 TS55101 Block Diagram
GateDrive
GateDrive
Gate Drive Control
VBAT
SW
Oscillator
RampGenerator
ComparatorError Amp
GND
MONITOR &
CONTROL BATT Thermal Control
Over & UnderVoltage
Protection
VBAT
VIN
EN
PGND
nFLT
COUT
LOUT
CompensationNetwork
VTHERM
Vref
VOUT
I²CInterface
SCL
SDA
VIN
CIN
VDDCVDD
VDD Regulator
VINVDD
VTHERMCharge FETDrive and
Current Sense
CBOOT
BOOT
When the battery voltage is below 3.0 volts, the TS55101 enters a pre-charge state and applies a small charge current to safely charge the battery to a level for which full-charge current can be applied. This pre-charge phase is limited by a customer programmable pre-charge timer and current. Once the Full-Charge Mode has been initiated, the regulation will be for constant current (CC). When the battery voltage has increased enough to go into maintenance mode, the PWM control loop will force a constant voltage across the battery. Once in constant voltage mode, current is monitored to determine when the battery is fully charged. See Figure 2.3 for a diagram of the charging states.
www.semtech.com 10 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
This regulation voltage, as well as the 1C charging current, can be set to change based on the battery temperature. There are four temperature ranges for which the regulation voltage can be set independently: 0°C to 10°C, 10°C to 45°C, 45°C to 50°C, and 50°C to 60°C. The TS55101 will stop charging if the temperature passes the descending temperature threshold at 0°C or the ascending threshold at 60°C. These thresholds have 10 degrees of hysteresis. The intermediate points have 1 degree of hysteresis.
The device also incorporates a top off charge mode. The top off charge maximizes the usable battery capacity but increases the total charging time. If the top off timer is set to 0 the charging is terminated at the end-of-charge current level or after the 1C timer elapsed. If the timer is disabled the charging is terminated at the top-off-end current level or if the 1C timer elapsed. Setting a specific time in this register will cause the device to continue charging for this period after the EOC current was reached.
2.1. Pin-Out Assignments
Figure 2.2 TS55101 Pin Assignments
TS55101QFN16 3x3
Top/Symbolization View
GNDSDA
SCL
nFLT
SW
BOOT
VOUT
SWP
GN
D
VIN
VIN
PG
ND
VD
D
VT
HE
R
VB
AT
GN
D
EN
2.2. Pin Description
Table 2.1 Pin Description
Pin # Name Function Description
1 nFLT Inverted Fault Open-drain output.
2 EN Enable Input When EN is high (> 2.2V), the device is enabled. Ground the pin to disable the device. Includes internal pull-up.
3 SDA Data Input/Output I2C data open-drain output
4 SCL Clock Input I2C clock input.
5 VTHERM Battery Temperature Sensor
Node for the thermistor which is located in close proximity to the battery.
6 VDD 5.0V Supply Output
Connected to 100nF capacitor to GND
7 GND Ground Primary ground for the majority of the device except the low-side power FET.
www.semtech.com 11 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
Pin # Name Function Description
8 VBAT Battery Input Regulator Feedback Input
9 VOUT System Output Voltage
Positive input for the charge current loop. Connected to 100nF capacitor to GND
10 BOOT Bootstrap Pin Connected through 22nF capacitor to SW pin
11 SW Switching Voltage Node
Connected to 4.7uH (typical) inductor
12 SW Switching Voltage Node
Connected to 4.7uH (typical) inductor
13 PGND Power Ground GND supply for internal low-side FET/integrated diode
14 PGND Power Ground GND supply for internal low-side FET/integrated diode
15 VIN Input Voltage Power Supply Input voltage
16 VIN Input Voltage Power Supply Input voltage
17 GND Thermal Pad Tie thermal pad to GND
2.3. Internal Protection
2.3.1. VIN Under-Voltage Lockout (STATUS1, D1)
The device is held in the off state until the EN pin voltage is HIGH ( 2.2V) and VIN rises above 4.4V. There is a 200mV (typ) hysteresis on this input, which requires the input to fall below 4.2V (typ) before the device will disable.
2.3.2. Internal Current Limit
The current through the inductor LOUT is sensed on a cycle-by-cycle basis and if the current limit (IOCD; see sec-tion 1.4) is reached, the TS55101 will abbreviate the cycle. The current limit is always active when the regulator is enabled.
2.3.3. Thermal Shutdown (STATUS1, D3)
If the junction temperature of the TS55101 exceeds 150°C (typical), the SW output will tri-state to protect the device from damage. The NFLT and all other protection circuitry will stay active to inform the system of the failure mode. Once the device cools to 140°C (typical), the device will attempt to start up again. If the device reaches 150°C, the shutdown/restart sequence will repeat.
2.3.4. VBAT Over-Voltage Protection (STATUS1, D7)
The TS55101 has a battery protection circuit designed to shut down the charging profile if the battery voltage is greater than the termination voltage. The termination voltage can change based on user programming, so the protection threshold is set to 2% above the termination voltage. Shutting down the charging profile puts the TS55101 in a fault condition.
2.3.5. Pre-charge protection Timer (STATUS2, D5)
At the start of the pre charge action the pre charge timer is initialized. If the device is not able to charge the battery up to 3V in the user programmable limited time (CONFIG4, D4/D5), the charging is terminated and the fault is indicated in the corresponding status bit.
www.semtech.com 12 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
2.3.6. 1C protection Timer (STATUS1, D6)
Once the charger enters the CC charge the customer programmable 1C timer (CONFIG4, D6/D7) in initialized. This 1C timer will terminate the charge after it expires. If the cell Voltage is below the programmed termination Voltage minus the Hysteresis a fault is indicated and the charging is blocked. If the Voltage is above that threshold only the dedicated status bit is set, the charging will restart again once the battery voltage passes the threshold.
2.4. Fault Handling
2.4.1. NFLT Pin Functionality and Fault handling
In the event of a battery over-voltage, this will be registered as a fault condition. When 1C timer expires, if VBAT > VRESTART threshold voltage, it is regarded as a warning; if VBAT < VRESTART threshold voltage, it will be registered as a fault. Both TEMP 0C and TEMP 60C are registered as faults; i.e., battery temperature below 0C or above 60C. The Pre-charge timer is also registered as a fault.
Upon detecting a fault, charging stops and the NFLT pin is pulled low. When the fault condition is no longer present, the device will enter the INITIALIZE state (see Figure 2.3). This state is held and the NFLT pin will remain low until the corresponding STATUS1 or 2 register (00HEX or 01HEX) is read (see Table 2.3 and Table 2.4). When the corresponding STATUS1 or 2 register is read, the NFLT pin will go high and charging will restart until a new fault is detected.
For the event of an EEPROM parity error, NFLT will be pulled low and will remain low even if the STATUS2 register is read by the user.
2.4.2. Other warnings
When an open thermistor, thermal shut down, VIN under-voltage, or top-off time-out are detected, charging immediately stops and the corresponding bit in the STATUS1 register (00HEX) is set. The device enters the INITIALIZE state until the warning state is no longer detected.
The open thermistor, TEMP 0C and TEMP 60C faults can be disabled in the corresponding programmable bit in the CONFIG1 register if no thermistor is used.
In warning states, the NFLT signal is not pulled to low. Operation will automatically resume after warning condition disappears.
2.5. EEPROM Programing Sequence
The following is a procedure for EEPROM programming in case this is required in an application or make the device default to different charge profile for a different battery. 1. Power up VIN to 9.5V; 2. Write x01 to Register 17, this allows customer register access; 3. Write desired values to Registers 2-7; 4. Write x02 to Register 18, this starts EEPROM erase; 5. Wait at least 100ms; 6. Write x00 to Register 18, this stops the EEPROM erase; 7. Write x01 to Register 18, this starts EEPROM write; 8. Wait at least 100ms; 9. Write x00 to Register 18, this stops EEPROM write; 10. Power cycle; 11. Write x01 to Register 17 to enable customer access; 12. Read back Registers 2-7 to verify.
www.semtech.com 13 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
Figure 2.3 Charging State Diagram
www.semtech.com 14 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
2.6. Serial Interface
The TS55101 features an I2C™ slave interface that offers advanced control and diagnostic features. It supports standard and fast mode data rates and auto-sequencing, and it is compatible with I2C™ standard version 3.0.
I2C™ operation offers configuration control for termination voltages, charge currents, and charge timeouts. This configurability allows optimum charging conditions in a wide range of Li-Ion batteries. I2C™ operation also offers fault and warning indicators. Whenever a fault is detected, the associated status bit in the STATUS1 or STATUS2 register is set and the NFLT pin is pulled low. Whenever a warning is detected, the associated status bit in the STATUS1 register is set, but the NFLT pin is not pulled low. Reading the STATUS1 or STATUS2 register resets the fault and warning status bits, and the NFLT pin is released after all fault status bits have been reset.
2.6.1. I2C™ Sub_address Definition
Figure 2.4 Subaddress in I2C™ Transmission
2.6.2. I2C™ Bus Operation
The TS55101’s I2C™ is a two-wire serial interface; the two lines are serial clock (SCL) and serial data (SDA) (see Figure 2.5). SDA must be connected to a positive supply (e.g., the VDD pin) through an external pull-up resistor. The devices communicating on this bus can drive the SDA line low or release it to high impedance. To ensure proper operation, setup and hold times must be met (see Table 1.5). The device that initiates the I2C™ transaction becomes the master of the bus.
Communication is initiated by the master sending a START condition, which is a high-to-low transition on SDA while the SCL line is high. After the START condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (read = 1; write = 0). After receiving the valid address byte, the device responds with an acknowledge (ACK). An ACK is a low on SDA during the high of the ACK-related clock pulse. On the I2C™ bus, during each clock pulse, only one data bit is transferred. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as START or STOP control conditions. A low-to-high transition on SDA while the SCL input is high indicates a STOP condition and is sent by the master.
Any number of data bytes can be transferred from the transmitter to receiver between the START and the STOP conditions. Each byte of eight bits is followed by one ACK bit from the receiver. The SDA line must be released by the transmitter before the receiver can send an ACK bit. The receiver that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period. When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. An end of data is signaled by the master receiver to the slave transmitter by not generating an acknowledge after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. The transmitter must then release the data line to enable the master to generate a STOP condition.
www.semtech.com 15 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
Figure 2.5 I2C™ Start / Stop Protocol
See Table 1.5 for the definitions and specifications for the timing parameters labeled in Figure 2.6.
Figure 2.6 I2C™ Data Transmission Timing
www.semtech.com 16 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
2.7. Status and Configuration Registers
Table 2.2 Register Descriptions (Device Address = 49HEX)
Register Address Name Default Description
0 00HEX STATUS1 00HEX Status bit register
1 01HEX STATUS2 00HEX Charging status register
2 02HEX CONFIG1 0 EEPROM Configuration register
3 03HEX CONFIG2 0 EEPROM Configuration register
4 04HEX CONFIG3 0 EEPROM Configuration register
5 05HEX CONFIG4 0 EEPROM Configuration register
6 06HEX CONFIG5 0 EEPROM Configuration register
7 07HEX CONFIG6 0 EEPROM Configuration register
8-16 N/A N/A N/A Registers not implemented
17 11HEX CONFIG_ENABLE 00HEX Enable configuration register access
18 12HEX EEPROM_CTRL 0 00HEX EEPROM control register
CONFIGx and EEPROM_CTRL registers are only accessible when the CONFIG_ENABLE register is written with the EN_CFG bit set to 1 (see Table 2.11)
Table 2.3 STATUS1 Register—Address 00HEX
Note: All of the STATUS register bits are READ-only.
DATA BIT D7 D6 D5 D4 D3 D2 D1 D0
FIELD NAME BATT_OV 1C_TO TEMP_0C TEMP_60C TSD TOP_TO VIN_UV TH_OPEN
FIELD NAME BIT DEFINITION 1) Category
BATT_OV VBAT over-voltage Fault1)
1C_TO Full charge timer has timed out. Warning1) if VBAT > Vterm - hysteresis otherwise Fault1)
TEMP_0C Thermistor indicates battery temperature < 0°C. Fault1)
TEMP_60C Thermistor indicates battery temperature > 60°C. Fault1)
TSD Thermal shutdown. Warning1)
TOP_TO Top-off timer has timed out. Warning1)
VIN_UV VIN under-voltage. Warning1)
TH_OPEN Thermistor open (battery not present). Warning1)
1) Faults are defined as BATT_OV, 1C_TO, PRE_CHG_TO, P_ERR, TEMP_0C and TEMP_60. Warnings are defined as TSD, TOP_TO, VIN_UV, and TH_OPEN. Faults cause the NFLT pin to be pulled low. Warnings do not cause the NFLT pin to be pulled low. All status bits are cleared after STATUS1 or 2 register is read provided the fault no longer exists. The NFLT pin will go to high impedance (open-drain output) and the charging will restart after the STATUS1 or 2 register has been read and all fault bits have been reset. Please also refer to Functional Description 2.4 for 1C_TO fault and warning differentiation.
www.semtech.com 17 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
Table 2.4 STATUS2 Register—Address 01HEX
Note: All of the STATUS register bits are READ-only.
DATA BIT D7 D6 D5 D4 D3 D2 D1 D0
FIELD NAME P_ERR PRE_CHG_TO TERM EOC 1C_CHG PRE_CHG INIT
FIELD NAME BIT DEFINITION 1) Category
P_ERR Error (parity) in EEPROM memory Fault1)
PRE_CHG_TO Pre-charge timer has timed out. Fault1)
TERM Charging Terminated Status
EOC End of Charge - Constant voltage mode Status
1C_CHG 1C Charging – Charging at 1C charging current (programmed value)
Status
PRE_CHG Pre-Charging – Charging at pre-charge current, battery voltage below 3.0V
Status
INIT Initialize – Not Charging, waiting for valid charging conditions
Status
A P_ERR fault causes the NFLT pin to be pulled low and charging to stop. NFLT in this condition remains so long as the parity error exists. Parity errors are checked at startup and will block every charging action.
www.semtech.com 18 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
Table 2.5 Configuration Register CONFIG1—Address 02HEX
Note: All of the CONFIG1 register bits are READ/WRITE.
DATA BIT D7 D6 D5 D4 D3 D2 D1 D0
FIELD NAME PRE_CHRG[1:0] TOP_END TEMP_FAULT_DIS V_TERM_0_10[4:0]
FIELD NAME BIT DEFINITION
PRE_CHRG[1:0] 1) Pre-charging configuration 00BIN – 50 mA
01BIN – 100 mA
10BIN – 150 mA
11BIN – 200 mA
TOP_END2) Top Off end configuration 0 – 25mA
1 – 50mA
TEMP_FAULT_DIS3) Temperature Fault disable 0 – NTC used
1 – NTC not used – disable generated faults
V_TERM_0_10[3:0] 3) Voltage termination offset: 0-10°C configuration
Input Offset Applied in DEC & BIN 0000–‐0=‐0000;1000–‐8=‐10000001–‐1=‐0001;1001–‐9=‐10010010–‐2=‐0010;1010–‐10=‐10100011–‐3=‐0011;1011–‐11=‐10110100–‐4=‐0100;1100–‐12=‐11000101–‐5=‐0101;1101–‐13=‐11010110–‐6=‐0110;1110–‐14=‐11100111–‐7=‐0111;1111–‐15=‐1111
1) PRE_CHRG Note: Maximum output current when 1.7 < Vout < 3.0 V.Below 1.7V a constant charge current of 50mA will be supplied to the battery
2) TOP_END Note: Charging stops when Vbat = Vtermination and Iout < Top Off end, assuming charging has continued to this point.
3) V_TERM Note: There are separate settings for battery temperatures 0-10°C, 10-45°C, 45-50°C , and 50-60°C (see Table 2.5 to Table 2.8 for temperature dependent settings). For <0°C and >60°C, charging is disabled and a fault is indicated. The 10-45°C setting is the base set point for the termination voltage. The other settings are programmed as negative offsets. The ‘11111’ 4.50V base setting cannot be modified by the programmable offset.
4) TEMP_FAULT_DIS, if this bit is set high, then under 0°C fault and above 60°C fault will be disabled.
www.semtech.com 19 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
Table 2.6 Configuration Register CONFIG2—Address 03HEX
Note: All of the CONFIG2 register bits are READ/WRITE.
DATA BIT D7 D6 D5 D4 D3 D2 D1 D0
FIELD NAME EOC[1:0] TH V_TERM_10_45[4:0]
FIELD NAME BIT DEFINITION
EOC[1:0] 1) End of charge configuration 00BIN – 50 mA
01BIN – 100 mA
10BIN – 150 mA
11BIN – 200 mA
TH2) Thermistor Configuration 0 – 10kΩ
1 – 100kΩ
V_TERM_10_45[4:0] 3) Voltage termination: 10-45°C configuration
00000–3.90V00001–3.92V00010–3.93V00011–3.95V00100–3.97V00101–3.98V00110–4.00V00111–4.02V01000–4.03V01001–4.05V01010–4.07V01011–4.09V01100–4.11V01101–4.12V01110–4.14V01111–4.16V
10000–4.18V10001–4.20V10010–4.22V10011–4.24V10100–4.26V10101–4.28V10110–4.30V10111–4.32V11000–4.34V11001–4.36V11010–4.38V11011–4.41V11100–4.43V11101–4.45V11110–4.47V
11111–4.50V
1) EOC Note: If the EOC current is reached the EOC Status bit will get set (Note: if TOP_TO is not programmed to 000)
2) TH Note: Thermistor characteristic can be programmed with this bit
3) V_TERM Note: There are separate settings for battery temperatures 0-10°C, 10-45°C, 45-50°C , and 50-60°C (see Table 2.5 to Table 2.8 for temperature dependent settings). For <0°C and >60°C, charging is disabled and a fault is indicated. The 10-45°C setting is the base set point for the termination voltage. The other settings are programmed as negative offsets. The ‘11111’ 4.50V base setting cannot be modified by the programmable offset.
Example: V_TERM computed value using offsets for battery temperature ranges: 0-10°C, 45-50°C and 50-60°C.
If base code 01000 = 4.03V is set in V_TERM_10_45 and if offset code 0101 = -5 is set in V_TERM_0_10, then the termination code to be used when in temperature range 0-10°C is computed as the base code plus the offset code. Thus the effective code is 01000+(-0101) = 00011 and the value is 3.95V. Note the effective code stops at 00000 regardless of offset.
www.semtech.com 20 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
Table 2.7 Configuration Register CONFIG3—Address 04HEX
Note: All of the CONFIG3 register bits are READ/WRITE.
DATA BIT D7 D6 D5 D4 D3 D2 D1 D0
FIELD NAME TOP_TO PARITY V_TERM_45_50[3:0]
FIELD NAME BIT DEFINITION
TOP_TO[2:0] 1) Top Off timer – time out configuration
000– 0minutes001–20minutes010–40minutes011–60minutes100–80minutes101–100minutes110–120minutes111–Disabletimeouttimer
PARITY Calculatedparitybitbasedoncustomerregisters(CONFIG1‐6)Importantnote:CustomermustsetthisbitafterprogrammingforcorrectoperationIfthisbitisprogrammedwrongthechargingwillneverstart.
V_TERM_45_50[3:0] 3) Voltage termination offset: 45-50°C configuration
Input Offset Applied in DEC & BIN 0000–‐0=‐00000001–‐1=‐00010010–‐2=‐00100011–‐3=‐00110100–‐4=‐01000101–‐5=‐01010110–‐6=‐01100111–‐7=‐01111000–‐8=‐10001001–‐9=‐10011010–‐10=‐10101011–‐11=‐10111100–‐12=‐11001101–‐13=‐11011110–‐14=‐11101111–‐15=‐1111
1) TOP_TO Note: Timer starts when Vbat= Vtermination and Iout < EOC. If the EOC current is desired to terminate the charging this timer must be set to 0. If the timer is disabled the charging will be terminated at the TOP_END current limit.
2) V_TERM Note: There are separate settings for battery temperatures 0-10°C, 10-45°C, 45-50°C , and 50-60°C (see Table 2.5 to Table 2.8 for temperature dependent settings). For <0°C and >60°C, charging is disabled and a fault is indicated. The 10-45°C setting is the base set point for the termination voltage. The other settings are programmed as negative offsets. The ‘11111’ 4.50V base setting cannot be modified by the programmable offset.
www.semtech.com 21 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
Table 2.8 Configuration Register CONFIG4—Address 05HEX
Note: All of the CONFIG4 register bits are READ/WRITE.
DATA BIT D7 D6 D5 D4 D3 D2 D1 D0
FIELD NAME 1C_TO[1:0] PRE_CHG_TO V_TERM_50_60[3:0]
FIELD NAME BIT DEFINITION
1C_TO[1:0] 1) Fullchargetimertimeoutconfiguration
00– Disablefullchargetimer01–60minutes10–120minutes11–600minutes
PRE_CHG_TO Pre charge timer time out configuration
00– 60minutes01–90minutes10–120minutes11–240minutes
V_TERM_50_60[3:0] 3) Voltage termination offset: 50-60°C configuration
Input Offset Applied in DEC & BIN0000–‐0=‐00000001–‐1=‐00010010–‐2=‐00100011–‐3=‐00110100–‐4=‐01000101–‐5=‐01010110–‐6=‐01100111–‐7=‐01111000–‐8=‐10001001–‐9=‐10011010–‐10=‐10101011–‐11=‐10111100–‐12=‐11001101–‐13=‐11011110–‐14=‐11101111–‐15=‐1111
1) 1C_TO Note: Timer starts when Vbat > 3.0V.
2) V_TERM Note: There are separate settings for battery temperatures 0-10°C, 10-45°C, 45-50°C , and 50-60°C (see Table 2.5 to Table 2.8 for temperature dependent settings). For <0°C and >60°C, charging is disabled and a fault is indicated. The 10-45°C setting is the base set point for the termination voltage. The other settings are programmed as negative offsets. The ‘11111’ 4.50V base setting cannot be modified by the programmable offset.
www.semtech.com 22 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
Table 2.9 Configuration Register CONFIG5—Address 06HEX
Note: All of the CONFIG5 register bits are READ/WRITE.
DATA BIT D7 D6 D5 D4 D3 D2 D1 D0
FIELD NAME MAX_CHRG_CURR_0_10[3:0] MAX_CHRG_CURR_10_45[3:0]
FIELD NAME BIT DEFINITION
MAX_CHRG_CURR_0_10[3:0] 1)
Maximumchargecurrent0‐10°Cconfiguration
0000 – 200 mA
0001 – 300 mA
0010 – 400 mA
0011 – 500 mA
0100 – 600 mA
0101 – 700 mA
0110 – 800 mA
0111 – 900 mA
1000 – 1000 mA
1001 – 1100 mA
1010 – 1200 mA
1011 – 1300 mA
1100 – 1400 mA
1101 – 1500 mA
1110 – 1700 mA
1111 – 2000 mA
MAX_CHRG_CURR_10_45[3:0] 1)
Maximumchargecurrent10‐45°Cconfiguration
0000 – 200 mA
0001 – 300 mA
0010 – 400 mA
0011 – 500 mA
0100 – 600 mA
0101 – 700 mA
0110 – 800 mA
0111 – 900 mA
1000 – 1000 mA
1001 – 1100 mA
1010 – 1200 mA
1011 – 1300 mA
1100 – 1400 mA
1101 – 1500 mA
1110 – 1700 mA
1111 – 2000 mA
1) MAX_CHRG_CURR Note: Unique settings available for battery temperatures 0-10°C, 10-45°C, 45-50°C, and 50-60°C. For <0°C and >60°C, charging is disabled and a fault is indicated.
www.semtech.com 23 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
Table 2.10 Configuration Register CONFIG6—Address 07HEX
Note: All of the CONFIG5 register bits are READ/WRITE.
DATA BIT D7 D6 D5 D4 D3 D2 D1 D0
FIELD NAME MAX_CHRG_CURR_45_50[3:0] MAX_CHRG_CURR_50_60[3:0]
FIELD NAME BIT DEFINITION
MAX_CHRG_CURR_45_50[3:01)] 1)
Maximumchargecurrent45‐50°Cconfiguration
0000 – 200 mA
0001 – 300 mA
0010 – 400 mA
0011 – 500 mA
0100 – 600 mA
0101 – 700 mA
0110 – 800 mA
0111 – 900 mA
1000 – 1000 mA
1001 – 1100 mA
1010 – 1200 mA
1011 – 1300 mA
1100 – 1400 mA
1101 – 1500 mA
1110 – 1700 mA
1111 – 2000 mA
MAX_CHRG_CURR_50_60[3:0] 1)
Maximumchargecurrent50‐60°Cconfiguration
0000 – 200 mA
0001 – 300 mA
0010 – 400 mA
0011 – 500 mA
0100 – 600 mA
0101 – 700 mA
0110 – 800 mA
0111 – 900 mA
1000 – 1000 mA
1001 – 1100 mA
1010 – 1200 mA
1011 – 1300 mA
1100 – 1400 mA
1101 – 1500 mA
1110 – 1700 mA
1111 – 2000 mA
1) MAX_CHRG_CURR Note: Unique settings available for battery temperatures 0-10°C, 10-45°C, 45-50°C, and 50-60°C. For <0°C and >60°C, charging is disabled and a fault is indicated.
Table 2.11 Enable Configuration Register CONFIG_ENABLE—Address 11HEX
Note: The reset value for all of the CONFIG_ENABLE register bits is 0.
DATA BIT D7 D6 D5 D4 D3 D2 D1 D0
FIELD NAME Not used Not used Not used Not used Not used Not used Not used EN_CFG
READ/WRITE R R R R R R R R/W
FIELD NAME BIT DEFINITION
EN_CFG Enable-access control bit for configuration registers CONFIG1 through CONFIG5 (addresses 02HEX to 06HEX)
0BIN – Disable access
1BIN – Enable access
www.semtech.com 24 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
Table 2.12 EEPROM Control Register EEPROM_CTRL—Address 12HEX
Note: The reset value for all of the EEPROM_CTRL register bits is 0.
DATA BIT D7 D6 D5 D4 D3 D2 D1 D0
FIELD NAME Not used Not used Not used Not used Not used Not used EE_ERASE EE_PROG
READ/WRITE R R R R R R R/W R/W
FIELD NAME BIT DEFINITION
EE_PROG 1) EEPROM program control bit for configuration registers CONFIG1 through CONFIG5 (addresses 02HEX to 06HEX)
0BIN – Disable EEPROM programming
1BIN – Enable EEPROM programming with data from configuration registers CONFIG1 through CONFIG5 (addresses 02HEX to 06HEX)
1) EE_PROG Note: Inputs VIN and EN must be present for 200ms.
3 Application Circuits
3.1. Typical Application Circuit
Figure 3.1 Typical Application Circuit for Charging a Lithium-Ion Battery
3.2. Selection of External Components
Note that the internal compensation is optimized for a 4.7µF output capacitor (COUT) and a 4.7µH output inductor (LOUT). Table 1.3 provides recommended ranges for most of the following components.
3.2.1. COUT Output Capacitor
The 4.7uF capacitor with small ESR can be used for Cout, placed near IC.
3.2.2. LOUT Output Inductor
For best performance, an inductor with a saturation current rating higher than the maximum VOUT load requirement plus the inductor current ripple should be used for the 4.7µH output filter inductor.
www.semtech.com 25 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
3.2.3. CIN Bypass Capacitor
For best performance, a low ESR ceramic capacitor should be used for the 10 µF input supply bypass capacitor. If it is not a low ESR ceramic capacitor, a 0.1µF ceramic capacitor should be added in parallel to CIN. Input supply cap has to be chosen to limit voltage ripple to <10% of VIN.
3.2.4. CVDD Bypass Capacitor for VDD Internal Reference Voltage Output
For best performance, a low ESR ceramic capacitor should be used for the 2.2µ F bypass capacitor from the VDD pin to ground.
3.2.5. Pull-up Resistors
For proper function of the I2C™ interface, the SDA pin must be connected to a positive supply (e.g., the VDD pin) through an external pull-up resistor.
For proper function of the fault warning signal on the NFLT pin, it must be connected to a positive supply (VDD) through an external pull-up resistor.
3.2.6. RTHM Thermistor
The internal temperature bins described in Table 1.4 are valid with respect to two different programmable temperature characteristics:
NTC 10k with β=3434K (use a 10k Pullup with this NTC)
NTC 100k with β=4311K (use a 100k Pullup with this NTC)
Of course different NTCs can be used. The general relation of the thermistors resistance can be derived as
following: ∗ ∗ RT is the resistance of the thermistor at T degree in Celsius, while R25 is the initial NTC resistance and β the corresponding temperature coefficient of the NTC.
By choosing a β = 4500 and a parallel 100k to the thermistor for example, the upper temperature protection limit can be reduced by roughly 10K to 50°C (instead of 60°C).
If no thermistor wants to be used, the function must be disabled in the corresponding register.
3.2.7. CPOUT Pre-Output Capacitor
The capacitor on the Output pin of the IC is optional. A low ESR ceramic capacitor is recommended with 100nF if it is used. The Capacitor should be placed close to the IC from VOUT to GND. The evaluation board did not use this capacitor and it is operating properly.
www.semtech.com 26 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
4 Mechanical Specifications
4.1. TS55101 Package Dimensions
Figure 4.1 PQFN-16 Package Dimensions
Units MILLIMETERS
Dimensions Limits MIN NOM MAX Number of Pins N 16 Pitch e 0.50 BSC Overall Height A 0.80 0.90 1.00 Standoff A1 0.00 0.02 0.05 Contact Thickness A3 0.20 REF Overall Length D 3.00 BSC Exposed Pad Width E2 1.55 1.70 1.80 Overall Width E 3.00 BSC Exposed Pad Length D2 1.55 1.70 1.80 Contact Width b 0.20 0.25 0.30 Contact Length L 0.20 0.30 0.40 Contact-to-Exposed Pad K 0.20 - -
www.semtech.com 27 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
Units MILLIMETERS
Dimension Limits MIN NOM MAX
Contact Pitch E 0.50 BSC
Optional Center Pad Width W2 ‐ ‐ 1.70
Optional Center Pad Length T2 ‐ ‐ 1.70
Contact Pad Spacing C1 ‐ 3.00 ‐
Contact Pad Spacing C2 ‐ 3.00 ‐
Contact Pad Width (X16) X1 ‐ ‐ 0.35
Contact Pad Length (X16) Y1 ‐ ‐ 0.65
Distance Between Pads G 0.15 ‐ ‐
Notes: Dimensions and tolerances per ASME Y14.5M. BSC: Basic Dimension. Theoretically exact values shown without tolerances. REF: Reference Dimension, usually without tolerance, for information only. Pb-Free (RoHS): The TS55101 is Lead-free, fully WEEE and RoHS compliant MSL, Peak Temp: The TS55101 has a Moisture Sensitivity Level (MSL) 1 rating per JEDEC J-STD-020D.
www.semtech.com 28 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
5 Layout Recommendations
The Layout of the PCB will have big impact on the performance of the TS55101. Care should be taken during the design phase.
It is recommended to maximize the copper area connected to the thermal pad, to dissipate the heat
In a Multi-Layer Layout thermal vias underneath the chip can be used to distribute heat to multiple layers
The output current rating for the linear regulators might need to be de-rated for ambient temperatures above 85°C. The de-rated value will depend on calculated worst case power dissipation and the thermal management implementation in the application.
Improper thermal design of the PCB might lead to thermal shutdown. This will significantly reduce the performance of the system.
Minimizing the loop area of commutation paths can reduce the emitted noise level.
A Layout proposal can be found in the TS55101 Evaluation Kit documentation
www.semtech.com 29 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
6 Ordering Information
Ordering Code Description Package
TS55101-QFNR TS55101 High-Efficiency Charger for Li-Ion Batteries 16-pin PQFN Reel (3,300 pcs)
TS55101EVB TS55101 evaluation board with USB Dongle and GUI
www.semtech.com 30 of 30 Semtech
TS55101 Final Datasheet Rev 2.1
© Semtech 2018 All rights reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights. Semtech assumes no responsibility or liability whatsoever for any failure or unexpected operation resulting from misuse, neglect improper installation, repair or improper handling or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified range.
SEMTECH PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED ORWARRANTEDTO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF SEMTECH PRODUCTS IN SUCH AP- PLICATIONS IS UNDERSTOOD TO BE UNDERTAkEN SOLELY AT THE CUSTOMER’S OWN RISk. Should a customer purchase or use Semtech products for any such unauthorized application, the customer shall indemnify and hold Semtech and its officers, em- ployees, subsidiaries, affiliates, and distributors harmless against all claims, costs damages and attorney fees which could arise.
Contact Information
Semtech Corporation
Power Management Products 200 Flynn Road, Camarillo, CA 93012
Phone: (805) 498-2111 Fax: (805) 498-3804 www.semtech.com
Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information: Semtech:
TS55101-QFNR