The top documents tagged [output regs]
Verilog for Testbenches
241 views