×
Log in
Upload File
Most Popular
Study
Business
Design
Technology
Travel
Explore all categories
The top documents tagged [output crossing v dd]
Logic Gate Delay Modeling -1 Bishnu Prasad Das Research Scholar CEDT, IISc, Bangalore
[email protected]
227 views
Introduction to CMOS VLSI Design Circuit Characterization and Performance Estimation
285 views