Upload File

The top documents tagged [cache lines]

nastas proiect
nastas proiect
235 views
Reducing Leakage Power in Peripheral Circuits of L2 Caches Houman Homayoun and Alex Veidenbaum Dept. of Computer Science, UC Irvine {hhomayou, alexv}@ics.uci.edu
Reducing Leakage Power in Peripheral Circuits of L2 Caches Houman Homayoun and Alex Veidenbaum Dept. of Computer Science, UC Irvine {hhomayou, alexv}@ics.uci.edu
217 views
1 Garbage Collection Reference Counting Mark-and-Sweep Short-Pause Methods
1 Garbage Collection Reference Counting Mark-and-Sweep Short-Pause Methods
227 views
BEAR: MITIGATING BANDWIDTH BLOAT IN GIGASCALE DRAM CACHES Chiachen Chou, Georgia Tech Aamer Jaleel, NVIDIA* Moinuddin K. Qureshi, Georgia Tech ISCA 2015
BEAR: MITIGATING BANDWIDTH BLOAT IN GIGASCALE DRAM CACHES Chiachen Chou, Georgia Tech Aamer Jaleel, NVIDIA* Moinuddin K. Qureshi, Georgia Tech ISCA 2015
216 views
SCALABLE PACKET CLASSIFICATION USING INTERPRETING A CROSS-PLATFORM MULTI-CORE SOLUTION Author: Haipeng Cheng, Zheng Chen, Bei Hua and Xinan Tang Publisher/Conf.:
SCALABLE PACKET CLASSIFICATION USING INTERPRETING A CROSS-PLATFORM MULTI-CORE SOLUTION Author: Haipeng Cheng, Zheng Chen, Bei Hua and Xinan Tang Publisher/Conf.:
220 views
1 Architectural Side Channels in Cloud Computing Eran Tromer MIT Includes joint works with Adi Shamir, Dag Arne Osvik Stefan Savage, Hovav Shacham, Thomas
1 Architectural Side Channels in Cloud Computing Eran Tromer MIT Includes joint works with Adi Shamir, Dag Arne Osvik Stefan Savage, Hovav Shacham, Thomas
216 views
Power, Temperature, Reliability and Performance - Aware Optimizations in On-Chip SRAMs Houman Homayoun PhD Candidate Dept. of Computer Science, UC Irvine
Power, Temperature, Reliability and Performance - Aware Optimizations in On-Chip SRAMs Houman Homayoun PhD Candidate Dept. of Computer Science, UC Irvine
218 views
Adaptive Techniques for Leakage Power Management in L2 Cache Peripheral Circuits Houman Homayoun Alex Veidenbaum and Jean-Luc Gaudiot Dept. of Computer
Adaptive Techniques for Leakage Power Management in L2 Cache Peripheral Circuits Houman Homayoun Alex Veidenbaum and Jean-Luc Gaudiot Dept. of Computer
221 views
Computer Architecture 2011 – Caches 1 Lihu Rappoport and Adi Yoaz Computer Architecture Cache Memory
Computer Architecture 2011 – Caches 1 Lihu Rappoport and Adi Yoaz Computer Architecture Cache Memory
237 views
Hoard: A Scalable Memory Allocator for Multithreaded Applications -- Berger et al. -- ASPLOS 2000 Emery Berger, Kathryn McKinley *, Robert Blumofe, Paul
Hoard: A Scalable Memory Allocator for Multithreaded Applications -- Berger et al. -- ASPLOS 2000 Emery Berger, Kathryn McKinley *, Robert Blumofe, Paul
241 views
Paging Algorithms Vivek Pai / Kai Li Princeton University
Paging Algorithms Vivek Pai / Kai Li Princeton University
230 views
Ray Tracing Performance Zero to Millions in 45 Minutes Gordon Stoll, Intel
Ray Tracing Performance Zero to Millions in 45 Minutes Gordon Stoll, Intel
218 views