system-on-chip
DESCRIPTION
This lesson on System-on-Chip was given for the course "Advanced Platform Architectures and Mapping Methods for Embedded Applications" at the KU Leuven and is based on chapter 8 of 'A Practical Introduction to Hardware Software Codesign (Schaumont P.)'TRANSCRIPT
CHAPTER 8:SYSTEM-ON-CHIP
Chris Desomer
Lars Jacobs
|H05B9| Advanced Platform Architectures and MappingMethods for Embedded Applications: Lecture
prof. dr. Ir. Ingrid Verbauwhede
Topics for today
• SoC Concept
• Design Principles in SoC Architecture
• Example: Portable Multimedia System
• SoC Design Flow
October 4, 2013 2
http://blog.thoughtpick.com/wp-content/uploads/2011/01/web_design_services.11-18.web_content.jpg
SoC CONCEPTSoC Concept
Design Principles in SoC Architecture
Example: Portable Multimedia System
SoC Design Flow
October 4, 2013 3
SoC Concept
October 4, 2013 4
• Platform for Domain-Specific Computing
Advantages
• Specialization of the Platform• High Processing Efficiency• Lower Power Consumption
• Flexibility of the Platform• Lower Design Cost
October 4, 2013 5
Hardware Components
• CPU• Central Controller• Local Instruction Memory
October 4, 2013 6
• Communication Bus• Address Map• Divided into Segments• Bus Bridge
Hardware Components
• Bus Master• Bus Arbiter needed
when Multiple Masters
October 4, 2013 7
• Custom Hardware• Standard Peripheral on System Bus
• Attached to CPU through Local Bus
• Inside CPU
DESIGN PRINCIPLES IN SoC
ARCHITECTURESoC Concept
Design Principles in SoC Architecture
Example: Portable Multimedia System
SoC Design Flow
October 4, 2013 9
Design Principles
• Heterogeneous and Distributed Data Processing
• Heterogeneous and Distributed Communications
• Heterogeneous and Distributed Storage
• Hierarchical Control
October 4, 2013 10
Data Processing
• Data Processing Parallelism• Word-Level Parallelism
• Instruction-Level Parallelism
• Task-Level Parallelism
• Domain-Specific Computing
October 4, 2013 11
Communications
• Central bus = bottleneck?!
• Solution: Multiple Bus Segments• Own Function and Speed
• Connected through Bus Bridges
• ≠ types of interconnection mechanisms
October 4, 2013 12
Bus Topologies
• Linear• Bus Bridges
• Bus Arbitration needed
• Hierarchy
• Static Assignment
• Non – linear• Bus Switches
• Limited Scalability
• Network On Chip
October 4, 2013 13
Storage
• ≠ Types of Memories • Registers
• DRAM
• SRAM
• NVROM
• NVRAM
October 4, 2013 14
Control
• SoC• Outside = Single Logical Entity
• Inside = Many Hardware Modules in Parallel
• Challenge to Minimize Conflicts• Task of the Designer
October 4, 2013 15
EXAMPLE: PORTABLE MULTIMEDIA SYSTEM
SoC Concept
Design Principles in SoC Architecture
Example: Portable Multimedia System
SoC Design Flow
October 4, 2013 16
Digital Media Processor
October 4, 2013 17
Design Principles• Processing
• Hardwired Processing
• Signal Processing
• General-purpose Processing
• Communication• Switchbox
• Additional Dedicated Interconnects (e.g. Bus between ARM andInstruction Memory)
• Storage• Off-chip SDRAM
• Dedicated Instruction Memories attached to DSP and ARM
• Control• Optimal Parallelism controled by ARM
October 4, 2013 18
Exynos 5 Dual
October 4, 2013 19
SoC DESIGN FLOWSoC Concept
Design Principles in SoC Architecture
Example: Portable Multimedia System
SoC Design Flow
October 4, 2013 20
October 4, 2013 21
References
• Schaumont, P. (2012) A Practical Introduction to Hardware/Software Codesign. Springer
• Wikipedia, “System on a chip.”, http://en.wikipedia.org/wiki/System_on_a_chip
• Samsung, “Exynos 5 Dual.”, http://www.samsung.com/global/business/semiconductor/product/application/detail?productId=7668
October 4, 2013 22
http://2.bp.blogspot.com/-gZjNR3XVULs/T_ZOVgE-5lI/AAAAAAAAAg8/6YVmd5Q064o/s1600/questions11.jpg
October 4, 2013 23