sat0050 fpd-link iii to i2c analyzer board test procedure...

19
SAT0050 FPD-Link III to I2C Analyzer Board test procedure c.kinnaird 1 SAT0050 FPD-Link III to I2C Analyzer Board test procedure 1 Visual inspection 1.1 Verify that R47 is not installed. 1.2 Verify that all other components are installed. 1.3 Check for solder bridges, flux or other contaminants, or any evidence of cracked or damaged components. 1.4 Note that connectors J4 and J5 must be modified to remove the alignment tab on the bottom side, in order to be installed in the E1 circuit board. This is due to an error in the board outline. 1.5 Check that one switch on S1 is in the ON position, and all other switches on S1 are in the OFF position. Do the same for S2. 1.6 Check that one jumper is installed to set the U1 Address (one jumper on J2) and one jumper is installed to set the U2 Address (one jumper on J3). The address selected for U1 and U2 should be different, so the jumpers should be on different positions on the respective headers.

Upload: dokhanh

Post on 01-Apr-2018

241 views

Category:

Documents


7 download

TRANSCRIPT

Page 1: SAT0050 FPD-Link III to I2C Analyzer Board test procedure …processors.wiki.ti.com/images/7/73/SAT0050_test_procedure.pdf · 1.4 Note that connectors J4 and J5 must be modified to

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

c.kinnaird 1

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

1 Visual inspection

1.1 Verify that R47 is not installed.

1.2 Verify that all other components are installed.

1.3 Check for solder bridges, flux or other contaminants, or any evidence of cracked or damaged components.

1.4 Note that connectors J4 and J5 must be modified to remove the alignment tab on the bottom side, in order to be installed in the E1 circuit board. This is due to an error in the board outline.

1.5 Check that one switch on S1 is in the ON position, and all other switches on S1 are in the OFF position. Do the same for S2.

1.6 Check that one jumper is installed to set the U1 Address (one jumper on J2) and one jumper is installed to set the U2 Address (one jumper on J3). The address selected for U1 and U2 should be different, so the jumpers should be on different positions on the respective headers.

Page 2: SAT0050 FPD-Link III to I2C Analyzer Board test procedure …processors.wiki.ti.com/images/7/73/SAT0050_test_procedure.pdf · 1.4 Note that connectors J4 and J5 must be modified to

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

c.kinnaird 2

Figure 1 Photo of SAT0050 board

2 Power supplies

2.1 Apply +12Vdc through the barrel connector J6. NOTE: Before making the connection to J6, make sure the polarity on the power cable is such that the center contact is +12V with respect to the outside contact.

2.2 Verify that the orange POWER indicator LED (D5) is illuminated.

2.2.1 This indicator is controlled by the PG (power good) output from the TPS62152 buck converter (U4). A high level on PG will illuminate D5, and indicates that the output voltage (3.3Vdc) is at the proper level, and that no faults are detected such as over-temperature or under-voltage.

2.2.2 Note that the green PASS indicator LED (D3) will also be illuminated.

2.3 Measure the 3.3Vdc level at test point TP3 (orange test point) with respect to ground (TP0, black test point). The level should be 3.3V, with not more than 50 mV of ripple. (see figures below)

Page 3: SAT0050 FPD-Link III to I2C Analyzer Board test procedure …processors.wiki.ti.com/images/7/73/SAT0050_test_procedure.pdf · 1.4 Note that connectors J4 and J5 must be modified to

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

c.kinnaird 3

Figure 2 DC-coupled (left) and AC-coupled measurements of board +3.3Vdc with 12Vdc input on J6

2.4 Apply 5Vdc through a USB cable to J7 (USB B-type connector)

2.5 Verify that the orange POWER indicator LED (D5) is illuminated.

2.5.1 This indicator is controlled by the PG (power good) output from the TPS62152 buck converter (U4). A high level on PG will illuminate D5, and indicates that the output voltage (3.3Vdc) is at the proper level, and that no faults are detected such as over-temperature or under-voltage.

2.5.2 Note that the green PASS indicator LED (D3) will also be illuminated.

2.6 Measure the 3.3Vdc level at test point TP3 (orange test point) with respect to ground (TP0, black test point). The level should be 3.3V, with not more than 50 mV of ripple.

Figure 3 DC-coupled (left) and AC-coupled measurements of board +3.3Vdc with 5Vdc input on J7 (USB)

Page 4: SAT0050 FPD-Link III to I2C Analyzer Board test procedure …processors.wiki.ti.com/images/7/73/SAT0050_test_procedure.pdf · 1.4 Note that connectors J4 and J5 must be modified to

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

c.kinnaird 4

2.7 If a +12Vdc supply is not available, the board will also operate with other supply levels applied to the barrel connector. The supply current will vary slightly with the supply voltage, as shown by the typical values in the table below.

Supply voltage Supply current Board voltage POWER LED

< 3.4V 0 0 V OFF

3.5V 240 mA 3.1 V ON

4V 220 mA 3.3 V ON

5V 180 mA 3.3 V ON

9V 100 mA 3.3 V ON

12V 80 mA 3.3 V ON

15V 70 mA 3.3 V ON

Page 5: SAT0050 FPD-Link III to I2C Analyzer Board test procedure …processors.wiki.ti.com/images/7/73/SAT0050_test_procedure.pdf · 1.4 Note that connectors J4 and J5 must be modified to

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

c.kinnaird 5

3 Indicators and switches

3.1 With power applied but no other connections to the board, the indicator LEDs should be:

LED Name Color State Description

D3 PASS Green On Pass/Fault indicator from FPD-Link deserializer

D4 LOCK Yellow Off Indicates deserializer lock to incoming FPD-Link signal

D5 POWER Orange On Indicates 3.3Vdc board power is correct

D6 USER Red Off User-defined indicator, controlled by MSP430

3.2 Press the “Master RESET” momentary switch (S3). Verify that the green PASS indicator LED turns off when the button is pushed, and then illuminates when the button is released.

3.2.1 NOTE: Some boards may not have sufficient internal pull-down strength on the PASS output to drive the PASS state low.

3.3 Press the “Reset Lock” momentary switch (S4). Verify that the yellow LOCK indicator LED turns off when the button is pushed, and then illuminates when the button is released.

4 Connection to DS90Ux925 EVB

Page 6: SAT0050 FPD-Link III to I2C Analyzer Board test procedure …processors.wiki.ti.com/images/7/73/SAT0050_test_procedure.pdf · 1.4 Note that connectors J4 and J5 must be modified to

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

c.kinnaird 6

Figure 4 DS90Ux925 EVB (left) and SAT0050 board (right)

4.1 Connect the SAT0050 board to a DS90Ux925 EVB, using an appropriate cable to bring the FPD-Link III signals to the J4 connector on the SAT0050 board.

4.2 Set-up the DS90Ux925 EVB in accordance with the DS90UB925QSEVB User’s Guide1.

4.3 Apply 3.3Vpower to the DS90Ux925 EVB.

4.4 Connect the DS90Ux925 EVB to a computer running Analog LaunchPAD (ALP).

4.5 Open the ALP application and select the DS90Ux925 in the Devices section. Go to the Information tab; you should now see the information for both the DS90Ux925 EVB as the “device” and the SAT0050 board as the “partner”. See figure.

4.6 When correctly connected to the DS90Ux925 EVB, the LINK indicator LED should be illuminated. If not, press and release the “Reset Lock” button. If the LINK indicator is still not illuminated, check the connection to the DS90Ux925 EVB.

4.7 Verify that the status of the SAT0050 board is being correctly communicated to the DS90Ux925 EVB.

1 See http://www.ti.com/lit/pdf/snlu113

Page 7: SAT0050 FPD-Link III to I2C Analyzer Board test procedure …processors.wiki.ti.com/images/7/73/SAT0050_test_procedure.pdf · 1.4 Note that connectors J4 and J5 must be modified to

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

c.kinnaird 7

4.7.1 Check that the information displayed in the “partner” section of the Information tab matches the settings for S1 (deserializer mode) and J2 (deserializer address) on the SAT0050 board.

4.7.2 Change the setting of the deserializer mode (S1) and deserializer address (J2) on the SAT0050 board, and then press and release the “Master RESET” button.

4.7.3 Verify that the new settings are shown on the Information tab for the “partner”.

Figure 5 Screen shot of ALP application with DS90Ux925 EVB and SAT0050 connected

Page 8: SAT0050 FPD-Link III to I2C Analyzer Board test procedure …processors.wiki.ti.com/images/7/73/SAT0050_test_procedure.pdf · 1.4 Note that connectors J4 and J5 must be modified to

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

c.kinnaird 8

5 Connection to DS90Ux925 EVB (“upstream”) and DS90Ux926 EVM (“downstream”)

Figure 6 DS90Ux925 EVB (left), SAT0050 board (center), and DS90Ux926 EVB (right)

5.1 In addition to the previous connections to the DS90Ux925 EVB, connect the SAT0050 board to a DS90Ux926 EVB, using an appropriate cable to bring the FPD-Link III signals to the J5 connector on the SAT0050 board.

5.2 Set-up the DS90Ux926 EVB in accordance with the DS90UB926QSEVB User’s Guide2.

5.3 Apply 3.3Vpower to the DS90Ux926 EVB (this can be the same power supply as used for the DS90Ux925 EVB).

5.4 Connect the DS90Ux925 EVB to a computer running Analog LaunchPAD (ALP).

5.5 When correctly connected, the green LINK indicator LED on the DS90Ux926 EVB should be illuminated. If the LINK indicator is not illuminated, check the connections to the SAT0050, and from the SAT0050 board to the DS90Ux925 EVB.

5.6 Open the ALP application and select the DS90Ux925 in the Devices section.

2 See http://www.ti.com/lit/pdf/snlu114

Page 9: SAT0050 FPD-Link III to I2C Analyzer Board test procedure …processors.wiki.ti.com/images/7/73/SAT0050_test_procedure.pdf · 1.4 Note that connectors J4 and J5 must be modified to

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

c.kinnaird 9

5.7 Verify that the ALP application correctly receives information from the DS90Ux926 EVB through the chain of boards. Do this by opening the “System Topology” tab in the ALP application. The DS90Ux926 EVB should be identified as an active node in the layer of nodes to the right of the SAT0050 board.

Figure 7 Screen shot of ALP app System Topology tab with all three boards connected, SAT0050 in repeater mode

5.8 Change the mode settings for the SAT0050 deserializer (S1) and serializer (S2) from repeater mode (S1 and S2 position 3 or 4) to non-repeater mode (S1 and S2 position 1 or 2). Press and release the Master RESET button on the SAT0050 so that these changes take effect. Verify that the “System Topology” diagram updates such that the serializer (DS90Ux925) on the SAT0050 board and the DS90Ux926 EVB are no longer visible as active nodes.

Page 10: SAT0050 FPD-Link III to I2C Analyzer Board test procedure …processors.wiki.ti.com/images/7/73/SAT0050_test_procedure.pdf · 1.4 Note that connectors J4 and J5 must be modified to

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

c.kinnaird 10

Figure 8 System topology diagram with SAT0050 in repeater mode (left) and in non-repeater mode (right)

6 Test pattern display

6.1 Set up a display monitor, using either the FPD-Link III serial signal from the SAT0050 board (if you have an FPD-Link III compatible monitor) or using the parallel RGB-24 signals from the DS90Ux926EVB (if you have an RGB-24 compatible monitor) or using the HDMI signals from the FPD23DAEVM3 (if you have an HDMI compatible monitor).

6.2 In the ALP application, go to the Pattern Generator tab. Select the Enable Generator, Enable Scrolling, and 18-bit Color check boxes. Set the video timing and format to match the capabilities of your monitor.

3 See SNLU144 “FPD23DAEVM User’s Guide” – presently draft version

Page 11: SAT0050 FPD-Link III to I2C Analyzer Board test procedure …processors.wiki.ti.com/images/7/73/SAT0050_test_procedure.pdf · 1.4 Note that connectors J4 and J5 must be modified to

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

c.kinnaird 11

Figure 9 Pattern Generator tab of ALP application

6.3 Verify that the monitor is displaying patterns corresponding to the selected patterns.

6.4 Disable the pattern generator, and verify that the monitor stops displaying patterns.

Page 12: SAT0050 FPD-Link III to I2C Analyzer Board test procedure …processors.wiki.ti.com/images/7/73/SAT0050_test_procedure.pdf · 1.4 Note that connectors J4 and J5 must be modified to

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

c.kinnaird 12

7 Reading from and writing to the DS90UB926Q Deserializer (U1) through the I2C port.

7.1 Send a Master Write of F0 from the Aardvark to I2C address corresponding to the U1 chip. In this example the U1 I2C address is set to 0x3A (7’b format, corresponds to 0x74 in 8’b format) by placing a jumper on J2 position 15.

7.1.1 Click the “No Stop” check box in the Aardvark Control Center I2C Master window.

7.1.2 Enter the I2C address for the U1 chip in the Slave Addr: box (use 0x3A in this example).

7.1.3 Enter f0 in the message box.

7.1.4 Click the Master Write button

7.1.5 The Transaction Log should update with the sent message – see top line below.

7.2 Send a Master Read with 6 words of read data selected.

7.2.1 Enter 6 in the Number of Bytes box

7.2.2 Click the Master Read button

7.2.3 The Transaction Log should update with the received message – see second line below.

7.3 Verify that the U1 chip responds with 5F 55 42 39 32 36

7.4 Send a Master Write to overwrite the I2C address loaded during reset from J2.

7.4.1 Write the I2C Device ID register address (00) and a new (unused) I2C address for the U1 chip in 8’b format with the LSB changed to 1 (in this example 0x61 is written to change the I2C address to 0x60 in 8’b format which corresponds to 0x30 in 7’b format) in the Message box (the space will be added automatically). See table 8 in the DS90UB926Q datasheet for the valid I2C addresses.

7.4.2 Click the Master Write button

7.4.3 The Transaction Log should update with the sent message – see third line below.

7.5 Send a Master Write of F0 from the Aardvark to the new I2C address corresponding to the U1 chip. In this example the U1 I2C address is set to 30 (7’b format) by writing 61 to register 00

7.5.1 Click the “No Stop” check box in the Aardvark Control Center I2C Master window.

7.5.2 Enter the I2C address for the U1 chip in the Slave Addr: box (use 0x30 in this example).

7.5.3 Enter f0 in the message box.

Page 13: SAT0050 FPD-Link III to I2C Analyzer Board test procedure …processors.wiki.ti.com/images/7/73/SAT0050_test_procedure.pdf · 1.4 Note that connectors J4 and J5 must be modified to

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

c.kinnaird 13

7.5.4 Click the Master Write button

7.5.5 The Transaction Log should update with the sent message – see fourth line below.

7.6 Send a Master Read with 6 words of read data selected.

7.6.1 Enter 6 in the Number of Bytes box

7.6.2 Click the Master Read button

7.6.3 The Transaction Log should update with the received message – see fifth line below.

7.7 Verify that the U1 chip responds with 5F 55 42 39 32 36

Figure 10 Reading to and writing from the Deserializer (U1) through the I2C port

Page 14: SAT0050 FPD-Link III to I2C Analyzer Board test procedure …processors.wiki.ti.com/images/7/73/SAT0050_test_procedure.pdf · 1.4 Note that connectors J4 and J5 must be modified to

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

c.kinnaird 14

Figure 11 Before (left) and after (right) changing the I2C ID register on the Deserializer (ALP view)

Page 15: SAT0050 FPD-Link III to I2C Analyzer Board test procedure …processors.wiki.ti.com/images/7/73/SAT0050_test_procedure.pdf · 1.4 Note that connectors J4 and J5 must be modified to

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

c.kinnaird 15

8 Reading from and writing to the DS90UB925Q Serializer (U2) through the I2C port.

8.1 Send a Master Write of F0 from the Aardvark to I2C address corresponding to the U2 chip. In this example the U1 I2C address is set to 0x19 (7’b format, corresponds to 0x32 in 8’b format) by placing a jumper on J3 position 14.

8.1.1 Click the “No Stop” check box in the Aardvark Control Center I2C Master window.

8.1.2 Enter the I2C address for the U1 chip in the Slave Addr: box (use 0x19 in this example).

8.1.3 Enter f0 in the message box.

8.1.4 Click the Master Write button

8.1.5 The Transaction Log should update with the sent message – see top line below.

8.2 Send a Master Read with 6 words of read data selected.

8.2.1 Enter 6 in the Number of Bytes box

8.2.2 Click the Master Read button

8.2.3 The Transaction Log should update with the received message – see second line below.

8.3 Verify that the U1 chip responds with 5F 55 42 39 32 35

8.4 Send a Master Write to overwrite the I2C address loaded during reset from J3.

8.4.1 Write the I2C Device ID register address (00) and a new (unused) I2C address for the U1 chip in 8’b format with the LSB changed to 1 (in this example 0x21 is written to change the I2C address to 0x20 in 8’b format which corresponds to 0x10 in 7’b format) in the Message box (the space will be added automatically). See table 6 in the DS90UB925Q datasheet for the valid I2C addresses.

8.4.2 Click the Master Write button

8.4.3 The Transaction Log should update with the sent message – see third line below.

8.5 Send a Master Write of F0 from the Aardvark to the new I2C address corresponding to the U2 chip. In this example the U1 I2C address is set to 10 (7’b format).

8.5.1 Click the “No Stop” check box in the Aardvark Control Center I2C Master window.

8.5.2 Enter the I2C address for the U1 chip in the Slave Addr: box (use 0x10 in this example).

8.5.3 Enter f0 in the message box.

8.5.4 Click the Master Write button

Page 16: SAT0050 FPD-Link III to I2C Analyzer Board test procedure …processors.wiki.ti.com/images/7/73/SAT0050_test_procedure.pdf · 1.4 Note that connectors J4 and J5 must be modified to

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

c.kinnaird 16

8.5.5 The Transaction Log should update with the sent message – see fourth line below.

8.6 Send a Master Read with 6 words of read data selected.

8.6.1 Enter 6 in the Number of Bytes box

8.6.2 Click the Master Read button

8.6.3 The Transaction Log should update with the received message – see fifth line below.

8.7 Verify that the U2 chip responds with 5F 55 42 39 32 35

Figure 12 Reading from and writing to the Serializer registers via I2C (Aardvark view)

Page 17: SAT0050 FPD-Link III to I2C Analyzer Board test procedure …processors.wiki.ti.com/images/7/73/SAT0050_test_procedure.pdf · 1.4 Note that connectors J4 and J5 must be modified to

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

c.kinnaird 17

Figure 13 Before (left) and after (right) changing the I2C ID register on the Serializer (ALP view)

Page 18: SAT0050 FPD-Link III to I2C Analyzer Board test procedure …processors.wiki.ti.com/images/7/73/SAT0050_test_procedure.pdf · 1.4 Note that connectors J4 and J5 must be modified to

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

c.kinnaird 18

9 I2C communication to DS90Ux925

9.1 Connect an I2C analyzer (such as TotalPhase Aardvark) to the SAT0050 board through the J9 connector. Use the I2C address corresponding to the address selected on J2.

9.2 Read the RX ID registers to verify correct communication with the DS90Ux925

9.2.1 read register 0xF3, should return data 0x39

9.2.2 read register 0xF4, should return data 0x32

9.2.3 read register 0xF5, should return data 0x35

9.3 Configure the DS90Ux925EVB board to generate scrolling test patterns by sending write data commands to the DS90Ux925EVB board:

9.3.1 write 0x11 to register 0x64 (enable pattern generator)

9.3.2 write 0x05 to register 0x65 (24-bit color, internal timing, non-inverted scrolling color patterns)

9.4 Verify that the monitor is displaying patterns corresponding to the selected patterns.

9.5 Configure the DS90Ux925EVB board to stop generating test patterns by sending a write data command to the DS90Ux925EVB board:

9.5.1 0x10 to register 0x64 (disable pattern generator)

9.6 Verify that the monitor is no longer displaying test patterns.

10 I2C communication to DS90Ux926

10.1 Connect an I2C analyzer (such as TotalPhase Aardvark) to the SAT0050 board through the J9 connector. Use the I2C address corresponding to the address selected on J3.

10.2 Read the RX ID registers to verify correct communication with the DS90Ux926

10.2.1 read register 0xF3, should return data 0x39

10.2.2 read register 0xF4, should return data 0x32

Page 19: SAT0050 FPD-Link III to I2C Analyzer Board test procedure …processors.wiki.ti.com/images/7/73/SAT0050_test_procedure.pdf · 1.4 Note that connectors J4 and J5 must be modified to

SAT0050 FPD-Link III to I2C Analyzer Board test procedure

c.kinnaird 19

10.2.3 read register 0xF5, should return data 0x36

10.3 Configure the DS90Ux926EVB board to generate scrolling test patterns by sending write data commands to the DS90Ux926EVB board:

10.3.1 0x11 to register 0x64 (enable pattern generator)

10.3.2 0x05 to register 0x65 (24-bit color, internal timing, non-inverted scrolling color patterns)

10.4 Verify that the monitor is displaying patterns corresponding to the selected patterns.

10.5 Configure the DS90Ux926EVB board to stop generating test patterns by sending a write data command to the DS90Ux926EVB board:

10.5.1 0x10 to register 0x64 (disable pattern generator)

10.6 Verify that the monitor is no longer displaying test patterns.