report-phase1a team c(team no 126)

7/30/2019 Report-Phase1A Team C(Team No 126)

1/12

Report of problem statement for PHASE I A

TEAM126


2/12

Texas Instruments India TEAM

126

Report of Problem Statement for phase 1A

Part A :

1) Name of collegeShri Guru Gobind Singhji Institute Of

Engineering & Technology, Nanded (MS)-431606.

2) Team Number 126

3) Name, Semester and Branchof Participants1) Sainath R. Kurude. 7

thsem. (Extc)2) Kranti S. Kamble. 7 th sem. (Extc)

3) Abhijeet K. Ghodke 7 th sem. (Extc)

4)Name of mentor,

Contact of mentor,Email-id of mentor

Dr.Suhas S.Gajre+91 9421851011

[email protected]

5) Problem statement(A,B,C,D) C

6) CMT ID 140

7) Simulation software used insolution TINA-TI
mailto:[email protected]:[email protected]:[email protected]


3/12


126

Detailed Report :

Objective :

Design Deboos integrator circuit usingTL082 opamp and only passive componentsavailable on ASLKv2010 starter kit.Ensure proper integration action forgiven set of values of capacitors.

Values given for capacitors =

100 n F , 200 nF , 1 F, 2 F.

Design Description :

The circuit diagram for deboosintegrator circuit is as shown in above diagrams.

Circuit is built using TL082 op-amp, 4 resistors (two 10K and one1K )and one capacitor of different values (100n,200n,1u,1.2U).

Here negative feedback is given and input supply is given to non-

inverting terminal. Also capacitor is connected between non-inverting terminal toground.

The input supply to integrate is a square wave with peak to peakamplitude of 1 V and frequency of 100 H z.

Simulation Description :

Simultaneously we carried out simulation for same circuit inTINA-TI software.

We found Transient response and frequency response forintegrator action for 4 different values of capacitors.

Also we did various analysis to change the linearity of graph by changing one of the resistances in the circuit.

Practical realisation :

We used ASLKv2010 starter kit to implement our circuit. We took transient response on digital storage oscilloscope. We got expected readings and waveforms for given values of

capacitors.


4/12


126

( Deboos integrator circuit )

1) DESIGN :

1.1) assuming following values in circuit :

Square wave = (1V,100HZ).Capacitors use d = 100 n F, 200 n F , 1F & 1.2FResistors used = R = 10 K (R1,R4)

R= 1K (R2,R3)

CKT DESIGNED IN TINA-TI SIMULATOR.


5/12


126

2) simulation : Simulator used = TINA-TI

2.1) Transient response :

a) For C=100 n FPeak to peak output voltage = Vo = 2.51 V .

b) For C=200 n FPeak to peak output voltage = Vo = 1.3 V .


6/12


126

c) For C=1FPeak to peak output voltage = Vo = 0.45 V.

d) For C=1.2FPeak to peak output voltage = Vo = 0.22 V .


7/12


126

2.2) Table for peak to peak output voltages ( Vo ) :

Capacitor Peak to peak output voltages (Vo)Case 1 100 n F 2.51 VCase 2 200 n F 1.30 VCase 3 1 F 0.45 VCase 4 1.2F 0.33 V

2.3) Change of linearity for the C = 1F :

We can change the linearity of the output waveform by changing

The linearity changesFor values of resistance R 3 = 0.2K, 1K, 5K, 10K,The output waveforms with different linearity are shown below :

1) R3 = 0.2 K 2) R3 = 0.5K

1)R3 = 2 K 4)R4 = 10 K


8/12


126

2.4) / 2.5) Frequency Response :

a)For C = 100 nF .

B)For C = 200 n F .


9/12


126

C) For C = 1 F .

D) For C = 1 F .

Conclusion :

As the value of capacitor is increased, the gain decreasesand hence the bandwidth increases.


10/12


126

3) Hardware Implementation :

Practical output waveforms on oscilloscope :

1 ) for C = 100 n F ( V 0 = 1.82 V ) 2)for C = 200 n F ( V 0 = 1.26 V)


11/12


126

3) f or C = 1F ( V 0 = 0.26 V). 4) for C = 1.2F ( V 0 = 0.23 V)

3.1) Comparison of simulation output and practical Output :

Capacitor Peak to peak (Vo) by simulation

Peak to peak (Vo)From practical

Case 1 C = 100 n F 2.51 V 1.82 V

Case 2 C = 100 n F 1.30 V 1.26 VCase 3 C = 1 F 0.45 V 0.26 VCase 4 C = 1.2 F 0.33 V 0.23 V

3.2) Altering the linearity of output waveform :

Above pictures are of digital CRO outputsfor different value of the resistance (R 3 ).


12/12


126

4) Conclusions :

a) Problems we faced during Design :

We were not getting proper output with our assumedvalues of resistances.

We were not getting a triangular output for those values. We tried for different values of resistances and finally wegot the output as a proper triangular wave.

b) Problems we faced during Simulation :

We tried many combinations of feedbacks, But we got differentoutputs like constant output, ramp output, and of many.

We got the output when we put feedback resistance muchlower than other resistances.

We took efforts to have good triangular output for allvalues of capacitors with same resistances.

c) Problems we faced during Practical Realisation :

We put same resistances which we used for simulation but wegot

. We tried a lot to get perfect triangular waveforms. We had to make the value of feedback resistance R 3= 2.2K tohave an unclipped triangular waveform.So, all practical outputs are taken with following set ofresistances.

R2=R3 = 10K R1 = 2.2K R4 = 1K.

d) Summary :

As the value of capacitor is increased then the gain in d Bdecreases and consequently the bandwidth increases.For getting proper shape of triangular output, the feedbackresistances should be much smaller than other resistances.

We learnt a lot many new things from this experiment. It was agreat learning experience from this experiment.

report-phase1a team c(team no 126)

Documents