Report copyright - ±10V, 12-Bit, Serial, Voltage-Output DAC · 2020. 5. 21. · +2.7V ≤ VCC ≤ +3.6V 15 SCLK Rise to CS Rise Hold Time tCSH +4.5V ≤ VCC ≤ +5.5V 10 ns DIN Setup Time tDS 20 ns
Please pass captcha verification before submit form
Please pass captcha verification before submit form