pin information for the stratix iv gx ep4sgx530 device · 1c vrefb1cn0 io diffio_tx_l21p...

110
PT-EP4SGX530-1.5 Copyright © 2015 Altera Corp. Pin List F1152 Page 1 of 110 Bank Number VREF Pin Name/Function Optional Function(s) Configuration Function Dedicated Tx/Rx Channel Emulated LVDS Output Channel F1152 Dynamic OCT Support DQS for X4 for F1152 DQS for X8/X9 for F1152 DQS for X16/X18 for F1152 DQS for X32/X36 for F1152 Note(1) 1A TDI TDI C29 No 1A TMS TMS A33 No 1A TRST TRST B34 No 1A TCK TCK B33 No 1A TDO TDO E29 No 1A VREFB1AN0 IO PLL_L1_CLKOUT0n DIFFIO_TX_L1n DIFFOUT_L1n K26 Yes 1A VREFB1AN0 IO PLL_L1_FB_CLKOUT0p DIFFIO_TX_L1p DIFFOUT_L1p L26 Yes 1A VREFB1AN0 IO RDN1A DIFFIO_RX_L1n DIFFOUT_L2n F30 Yes 1A VREFB1AN0 IO RUP1A DIFFIO_RX_L1p DIFFOUT_L2p F29 Yes 1A VREFB1AN0 IO DIFFIO_TX_L2n DIFFOUT_L3n J27 Yes DQ1L DQ1L DQ1L 1A VREFB1AN0 IO DIFFIO_TX_L2p DIFFOUT_L3p J26 Yes DQ1L DQ1L DQ1L 1A VREFB1AN0 IO DIFFIO_RX_L2n DIFFOUT_L4n D30 Yes DQSn1L DQ1L DQ1L 1A VREFB1AN0 IO DIFFIO_RX_L2p DIFFOUT_L4p D29 Yes DQS1L DQ1L/CQn1L DQ1L 1A VREFB1AN0 IO DIFFIO_TX_L3n DIFFOUT_L5n G28 Yes DQ1L DQ1L DQ1L 1A VREFB1AN0 IO DIFFIO_TX_L3p DIFFOUT_L5p G27 Yes DQ1L DQ1L DQ1L 1A VREFB1AN0 IO DIFFIO_RX_L3n DIFFOUT_L6n G30 Yes DQSn2L DQSn1L/DQ1L DQ1L 1A VREFB1AN0 IO DIFFIO_RX_L3p DIFFOUT_L6p G29 Yes DQS2L DQS1L/CQ1L DQ1L/CQn1L 1A VREFB1AN0 IO DIFFIO_TX_L4n DIFFOUT_L7n K28 Yes DQ2L DQ1L DQ1L 1A VREFB1AN0 IO DIFFIO_TX_L4p DIFFOUT_L7p K27 Yes DQ2L DQ1L DQ1L 1A VREFB1AN0 IO DIFFIO_RX_L4n DIFFOUT_L8n H30 Yes DQ2L DQ1L DQ1L 1A VREFB1AN0 IO DIFFIO_RX_L4p DIFFOUT_L8p H29 Yes DQ2L DQ1L DQ1L 1A VREFB1AN0 IO DIFFIO_TX_L5n DIFFOUT_L9n M28 Yes DQ3L DQ2L DQ1L 1A VREFB1AN0 IO DIFFIO_TX_L5p DIFFOUT_L9p L27 Yes DQ3L DQ2L DQ1L 1A VREFB1AN0 IO DIFFIO_RX_L5n DIFFOUT_L10n J30 Yes DQSn3L DQ2L DQSn1L/DQ1L 1A VREFB1AN0 IO DIFFIO_RX_L5p DIFFOUT_L10p J29 Yes DQS3L DQ2L/CQn2L DQS1L/CQ1L 1A VREFB1AN0 IO DIFFIO_TX_L6n DIFFOUT_L11n M26 Yes DQ3L DQ2L DQ1L 1A VREFB1AN0 IO DIFFIO_TX_L6p DIFFOUT_L11p N26 Yes DQ3L DQ2L DQ1L 1A VREFB1AN0 IO DIFFIO_RX_L6n DIFFOUT_L12n K30 Yes DQSn4L DQSn2L/DQ2L DQ1L 1A VREFB1AN0 IO DIFFIO_RX_L6p DIFFOUT_L12p K29 Yes DQS4L DQS2L/CQ2L DQ1L 1A VREFB1AN0 IO DIFFIO_TX_L7n DIFFOUT_L13n M29 Yes DQ4L DQ2L DQ1L 1A VREFB1AN0 IO DIFFIO_TX_L7p DIFFOUT_L13p N28 Yes DQ4L DQ2L DQ1L 1A VREFB1AN0 IO DIFFIO_RX_L7n DIFFOUT_L14n L30 Yes DQ4L DQ2L DQ1L 1A VREFB1AN0 IO DIFFIO_RX_L7p DIFFOUT_L14p L29 Yes DQ4L DQ2L DQ1L 1A VREFB1AN0 IO DIFFIO_TX_L8n DIFFOUT_L15n P26 Yes DQ5L DQ3L 1A VREFB1AN0 IO DIFFIO_TX_L8p DIFFOUT_L15p R26 Yes DQ5L DQ3L 1A VREFB1AN0 IO DIFFIO_RX_L8n DIFFOUT_L16n M30 Yes DQSn5L DQ3L 1A VREFB1AN0 IO DIFFIO_RX_L8p DIFFOUT_L16p N29 Yes DQS5L DQ3L/CQn3L 1A VREFB1AN0 IO DIFFIO_TX_L9n DIFFOUT_L17n N25 Yes DQ5L DQ3L 1A VREFB1AN0 IO DIFFIO_TX_L9p DIFFOUT_L17p N24 Yes DQ5L DQ3L 1A VREFB1AN0 IO DIFFIO_RX_L9n DIFFOUT_L18n R25 Yes DQSn6L DQSn3L/DQ3L 1A VREFB1AN0 IO DIFFIO_RX_L9p DIFFOUT_L18p P24 Yes DQS6L DQS3L/CQ3L 1A VREFB1AN0 IO DIFFIO_TX_L10n DIFFOUT_L19n U27 Yes DQ6L DQ3L 1A VREFB1AN0 IO DIFFIO_TX_L10p DIFFOUT_L19p U26 Yes DQ6L DQ3L 1A VREFB1AN0 IO DIFFIO_RX_L10n DIFFOUT_L20n T30 Yes DQ6L DQ3L 1A VREFB1AN0 IO DIFFIO_RX_L10p DIFFOUT_L20p T29 Yes DQ6L DQ3L 1A VREFB1AN0 IO DIFFIO_TX_L11n DIFFOUT_L21n U25 Yes DQ7L 1A VREFB1AN0 IO DIFFIO_TX_L11p DIFFOUT_L21p V24 Yes DQ7L 1A VREFB1AN0 IO DIFFIO_RX_L11n DIFFOUT_L22n U29 Yes DQSn7L 1A VREFB1AN0 IO DIFFIO_RX_L11p DIFFOUT_L22p U28 Yes DQS7L 1A VREFB1AN0 IO DIFFIO_TX_L12n DIFFOUT_L23n T24 Yes DQ7L 1A VREFB1AN0 IO DIFFIO_TX_L12p DIFFOUT_L23p U24 Yes DQ7L 1A VREFB1AN0 IO DIFFIO_RX_L12n DIFFOUT_L24n V28 Yes 1A VREFB1AN0 IO DIFFIO_RX_L12p DIFFOUT_L24p V27 Yes 1C VREFB1CN0 IO DIFFIO_TX_L19n DIFFOUT_L37n W24 Yes DQ12L DQ12L DQ12L 1C VREFB1CN0 IO DIFFIO_TX_L19p DIFFOUT_L37p Y24 Yes DQ12L DQ12L DQ12L 1C VREFB1CN0 IO DIFFIO_RX_L19n DIFFOUT_L38n V30 Yes DQSn12L DQ12L DQ12L 1C VREFB1CN0 IO DIFFIO_RX_L19p DIFFOUT_L38p V29 Yes DQS12L DQ12L/CQn12L DQ12L 1C VREFB1CN0 IO DIFFIO_TX_L20n DIFFOUT_L39n AA26 Yes DQ12L DQ12L DQ12L 1C VREFB1CN0 IO DIFFIO_TX_L20p DIFFOUT_L39p Y25 Yes DQ12L DQ12L DQ12L 1C VREFB1CN0 IO DIFFIO_RX_L20n DIFFOUT_L40n AB30 Yes DQSn13L DQSn12L/DQ12L DQ12L 1C VREFB1CN0 IO DIFFIO_RX_L20p DIFFOUT_L40p AA29 Yes DQS13L DQS12L/CQ12L DQ12L/CQn12L 1C VREFB1CN0 IO DIFFIO_TX_L21n DIFFOUT_L41n AB26 Yes DQ13L DQ12L DQ12L Pin Information for the Stratix ® IV GX EP4SGX530 Device Version 1.5

Upload: others

Post on 15-Aug-2020

1 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1152 Page 1 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1152

Dynamic OCT Support

DQS for X4 for F1152

DQS for X8/X9 for F1152

DQS for X16/X18 for F1152

DQS for X32/X36 for F1152 Note(1)

1A TDI TDI C29 No1A TMS TMS A33 No1A TRST TRST B34 No1A TCK TCK B33 No1A TDO TDO E29 No1A VREFB1AN0 IO PLL_L1_CLKOUT0n DIFFIO_TX_L1n DIFFOUT_L1n K26 Yes1A VREFB1AN0 IO PLL_L1_FB_CLKOUT0p DIFFIO_TX_L1p DIFFOUT_L1p L26 Yes1A VREFB1AN0 IO RDN1A DIFFIO_RX_L1n DIFFOUT_L2n F30 Yes1A VREFB1AN0 IO RUP1A DIFFIO_RX_L1p DIFFOUT_L2p F29 Yes1A VREFB1AN0 IO DIFFIO_TX_L2n DIFFOUT_L3n J27 Yes DQ1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L2p DIFFOUT_L3p J26 Yes DQ1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L2n DIFFOUT_L4n D30 Yes DQSn1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L2p DIFFOUT_L4p D29 Yes DQS1L DQ1L/CQn1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L3n DIFFOUT_L5n G28 Yes DQ1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L3p DIFFOUT_L5p G27 Yes DQ1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L3n DIFFOUT_L6n G30 Yes DQSn2L DQSn1L/DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L3p DIFFOUT_L6p G29 Yes DQS2L DQS1L/CQ1L DQ1L/CQn1L1A VREFB1AN0 IO DIFFIO_TX_L4n DIFFOUT_L7n K28 Yes DQ2L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L4p DIFFOUT_L7p K27 Yes DQ2L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L4n DIFFOUT_L8n H30 Yes DQ2L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L4p DIFFOUT_L8p H29 Yes DQ2L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L5n DIFFOUT_L9n M28 Yes DQ3L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L5p DIFFOUT_L9p L27 Yes DQ3L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L5n DIFFOUT_L10n J30 Yes DQSn3L DQ2L DQSn1L/DQ1L1A VREFB1AN0 IO DIFFIO_RX_L5p DIFFOUT_L10p J29 Yes DQS3L DQ2L/CQn2L DQS1L/CQ1L1A VREFB1AN0 IO DIFFIO_TX_L6n DIFFOUT_L11n M26 Yes DQ3L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L6p DIFFOUT_L11p N26 Yes DQ3L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L6n DIFFOUT_L12n K30 Yes DQSn4L DQSn2L/DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L6p DIFFOUT_L12p K29 Yes DQS4L DQS2L/CQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L7n DIFFOUT_L13n M29 Yes DQ4L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L7p DIFFOUT_L13p N28 Yes DQ4L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L7n DIFFOUT_L14n L30 Yes DQ4L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L7p DIFFOUT_L14p L29 Yes DQ4L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L8n DIFFOUT_L15n P26 Yes DQ5L DQ3L1A VREFB1AN0 IO DIFFIO_TX_L8p DIFFOUT_L15p R26 Yes DQ5L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L8n DIFFOUT_L16n M30 Yes DQSn5L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L8p DIFFOUT_L16p N29 Yes DQS5L DQ3L/CQn3L1A VREFB1AN0 IO DIFFIO_TX_L9n DIFFOUT_L17n N25 Yes DQ5L DQ3L1A VREFB1AN0 IO DIFFIO_TX_L9p DIFFOUT_L17p N24 Yes DQ5L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L9n DIFFOUT_L18n R25 Yes DQSn6L DQSn3L/DQ3L1A VREFB1AN0 IO DIFFIO_RX_L9p DIFFOUT_L18p P24 Yes DQS6L DQS3L/CQ3L1A VREFB1AN0 IO DIFFIO_TX_L10n DIFFOUT_L19n U27 Yes DQ6L DQ3L1A VREFB1AN0 IO DIFFIO_TX_L10p DIFFOUT_L19p U26 Yes DQ6L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L10n DIFFOUT_L20n T30 Yes DQ6L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L10p DIFFOUT_L20p T29 Yes DQ6L DQ3L1A VREFB1AN0 IO DIFFIO_TX_L11n DIFFOUT_L21n U25 Yes DQ7L1A VREFB1AN0 IO DIFFIO_TX_L11p DIFFOUT_L21p V24 Yes DQ7L1A VREFB1AN0 IO DIFFIO_RX_L11n DIFFOUT_L22n U29 Yes DQSn7L1A VREFB1AN0 IO DIFFIO_RX_L11p DIFFOUT_L22p U28 Yes DQS7L1A VREFB1AN0 IO DIFFIO_TX_L12n DIFFOUT_L23n T24 Yes DQ7L1A VREFB1AN0 IO DIFFIO_TX_L12p DIFFOUT_L23p U24 Yes DQ7L1A VREFB1AN0 IO DIFFIO_RX_L12n DIFFOUT_L24n V28 Yes1A VREFB1AN0 IO DIFFIO_RX_L12p DIFFOUT_L24p V27 Yes1C VREFB1CN0 IO DIFFIO_TX_L19n DIFFOUT_L37n W24 Yes DQ12L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L19p DIFFOUT_L37p Y24 Yes DQ12L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L19n DIFFOUT_L38n V30 Yes DQSn12L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L19p DIFFOUT_L38p V29 Yes DQS12L DQ12L/CQn12L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L20n DIFFOUT_L39n AA26 Yes DQ12L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L20p DIFFOUT_L39p Y25 Yes DQ12L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L20n DIFFOUT_L40n AB30 Yes DQSn13L DQSn12L/DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L20p DIFFOUT_L40p AA29 Yes DQS13L DQS12L/CQ12L DQ12L/CQn12L1C VREFB1CN0 IO DIFFIO_TX_L21n DIFFOUT_L41n AB26 Yes DQ13L DQ12L DQ12L

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

Page 2: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1152 Page 2 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1152

Dynamic OCT Support

DQS for X4 for F1152

DQS for X8/X9 for F1152

DQS for X16/X18 for F1152

DQS for X32/X36 for F1152 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

1C VREFB1CN0 IO DIFFIO_TX_L21p DIFFOUT_L41p AB25 Yes DQ13L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L21n DIFFOUT_L42n AB29 Yes DQ13L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L21p DIFFOUT_L42p AC29 Yes DQ13L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L22n DIFFOUT_L43n AC25 Yes DQ14L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L22p DIFFOUT_L43p AC24 Yes DQ14L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L22n DIFFOUT_L44n AC28 Yes DQSn14L DQ13L DQSn12L/DQ12L1C VREFB1CN0 IO DIFFIO_RX_L22p DIFFOUT_L44p AB27 Yes DQS14L DQ13L/CQn13L DQS12L/CQ12L1C VREFB1CN0 IO DIFFIO_TX_L23n DIFFOUT_L45n AF27 Yes DQ14L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L23p DIFFOUT_L45p AE26 Yes DQ14L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L23n DIFFOUT_L46n AH30 Yes DQSn15L DQSn13L/DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L23p DIFFOUT_L46p AG29 Yes DQS15L DQS13L/CQ13L DQ12L1C VREFB1CN0 IO CLKUSR DIFFIO_TX_L24n DIFFOUT_L47n AH28 Yes DQ15L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L24p DIFFOUT_L47p AG27 Yes DQ15L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L24n DIFFOUT_L48n AJ30 Yes DQ15L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L24p DIFFOUT_L48p AH29 Yes DQ15L DQ13L DQ12L1C VREFB1CN0 IO DATA0 DIFFIO_TX_L25n DIFFOUT_L49n AC27 Yes DQ16L DQ14L1C VREFB1CN0 IO DATA1 DIFFIO_TX_L25p DIFFOUT_L49p AC26 Yes DQ16L DQ14L1C VREFB1CN0 IO DATA2 DIFFIO_RX_L25n DIFFOUT_L50n AG30 Yes DQSn16L DQ14L1C VREFB1CN0 IO DATA3 DIFFIO_RX_L25p DIFFOUT_L50p AF29 Yes DQS16L DQ14L/CQn14L1C VREFB1CN0 IO DATA4 DIFFIO_TX_L26n DIFFOUT_L51n AD27 Yes DQ16L DQ14L1C VREFB1CN0 IO DATA5 DIFFIO_TX_L26p DIFFOUT_L51p AE27 Yes DQ16L DQ14L1C VREFB1CN0 IO DATA6 DIFFIO_RX_L26n DIFFOUT_L52n AE30 Yes DQSn17L DQSn14L/DQ14L1C VREFB1CN0 IO DATA7 DIFFIO_RX_L26p DIFFOUT_L52p AE29 Yes DQS17L DQS14L/CQ14L1C VREFB1CN0 IO INIT_DONE DIFFIO_TX_L27n DIFFOUT_L53n AE28 Yes DQ17L DQ14L1C VREFB1CN0 IO CRC_ERROR DIFFIO_TX_L27p DIFFOUT_L53p AF28 Yes DQ17L DQ14L1C VREFB1CN0 IO DEV_OE DIFFIO_RX_L27n DIFFOUT_L54n AD30 Yes DQ17L DQ14L1C VREFB1CN0 IO DEV_CLRn DIFFIO_RX_L27p DIFFOUT_L54p AD29 Yes DQ17L DQ14L1C VREFB1CN0 IO PLL_L2_CLKOUT0n DIFFIO_TX_L28n DIFFOUT_L55n AK30 No1C VREFB1CN0 IO PLL_L2_FB_CLKOUT0p DIFFIO_TX_L28p DIFFOUT_L55p AJ29 No1C VREFB1CN0 IO CLK0n DIFFIO_RX_L28n DIFFOUT_L56n AL30 No1C VREFB1CN0 IO CLK0p DIFFIO_RX_L28p DIFFOUT_L56p AK29 No1C VREFB1CN0 CLK1n CLK1n AM34 No1C VREFB1CN0 CLK1p CLK1p AM33 No

nCONFIG nCONFIG AL31 NonSTATUS nSTATUS AL32 NoCONF_DONE CONF_DONE AK32 NoPORSEL AP33 NonCE nCE AN33 No

3A VREFB3AN0 IO DIFFOUT_B1n AM31 Yes DQ1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B1p AP32 Yes DQ1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO RDN3A DIFFIO_RX_B1n DIFFOUT_B2n AP31 Yes DQSn1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO RUP3A DIFFIO_RX_B1p DIFFOUT_B2p AP30 Yes DQS1B DQ1B/CQn1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B3n AN32 Yes DQ1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B3p AN30 Yes DQ1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B2n DIFFOUT_B4n AP29 Yes DQSn2B DQSn1B/DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B2p DIFFOUT_B4p AN29 Yes DQS2B DQS1B/CQ1B DQ1B/CQn1B DQ1B3A VREFB3AN0 IO DIFFOUT_B5n AP28 Yes DQ2B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B5p AP26 Yes DQ2B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B3n DIFFOUT_B6n AP27 Yes DQ2B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B3p DIFFOUT_B6p AN27 Yes DQ2B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B7n AM29 Yes DQ3B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B7p AM30 Yes DQ3B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B4n DIFFOUT_B8n AN26 Yes DQSn3B DQ2B DQSn1B/DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B4p DIFFOUT_B8p AM26 Yes DQS3B DQ2B/CQn2B DQS1B/CQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B9n AL28 Yes DQ3B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B9p AM28 Yes DQ3B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B5n DIFFOUT_B10n AM25 Yes DQSn4B DQSn2B/DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B5p DIFFOUT_B10p AL25 Yes DQS4B DQS2B/CQ2B DQ1B DQ1B/CQn1B3A VREFB3AN0 IO DIFFOUT_B11n AL27 Yes DQ4B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B11p AL26 Yes DQ4B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B6n DIFFOUT_B12n AK27 Yes DQ4B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B6p DIFFOUT_B12p AJ27 Yes DQ4B DQ2B DQ1B DQ1B

Page 3: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1152 Page 3 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1152

Dynamic OCT Support

DQS for X4 for F1152

DQS for X8/X9 for F1152

DQS for X16/X18 for F1152

DQS for X32/X36 for F1152 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

3A VREFB3AN0 IO DIFFOUT_B13n AF23 Yes DQ5B DQ3B DQ1B3A VREFB3AN0 IO DIFFOUT_B13p AH25 Yes DQ5B DQ3B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B7n DIFFOUT_B14n AK26 Yes DQSn5B DQ3B DQSn1B/DQ1B3A VREFB3AN0 IO DIFFIO_RX_B7p DIFFOUT_B14p AJ26 Yes DQS5B DQ3B/CQn3B DQS1B/CQ1B3A VREFB3AN0 IO DIFFOUT_B15n AF24 Yes DQ5B DQ3B DQ1B3A VREFB3AN0 IO DIFFOUT_B15p AF26 Yes DQ5B DQ3B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B8n DIFFOUT_B16n AF25 Yes DQSn6B DQSn3B/DQ3B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B8p DIFFOUT_B16p AE25 Yes DQS6B DQS3B/CQ3B DQ1B3A VREFB3AN0 IO DIFFOUT_B17n AH24 Yes DQ6B DQ3B DQ1B3A VREFB3AN0 IO DIFFOUT_B17p AG26 Yes DQ6B DQ3B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B9n DIFFOUT_B18n AD24 Yes DQ6B DQ3B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B9p DIFFOUT_B18p AC23 Yes DQ6B DQ3B DQ1B3A VREFB3AN0 IO DIFFOUT_B19n AE23 Yes DQ1B3A VREFB3AN0 IO DIFFOUT_B19p AD23 Yes DQ1B3A VREFB3AN0 IO DIFFIO_RX_B10n DIFFOUT_B20n AC22 Yes DQ1B3A VREFB3AN0 IO DIFFIO_RX_B10p DIFFOUT_B20p AB23 Yes DQ1B3B VREFB3BN0 IO DIFFOUT_B25n AP25 Yes DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B25p AP24 Yes DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B13n DIFFOUT_B26n AN24 Yes DQSn9B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B13p DIFFOUT_B26p AN23 Yes DQS9B DQ9B/CQn9B DQ9B3B VREFB3BN0 IO DIFFOUT_B27n AL24 Yes DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B27p AM23 Yes DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B14n DIFFOUT_B28n AL23 Yes DQSn10B DQSn9B/DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B14p DIFFOUT_B28p AK23 Yes DQS10B DQS9B/CQ9B DQ9B/CQn9B3B VREFB3BN0 IO DIFFOUT_B29n AJ23 Yes DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B29p AJ22 Yes DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B15n DIFFOUT_B30n AK24 Yes DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B15p DIFFOUT_B30p AJ24 Yes DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B31n AG24 Yes DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B31p AG23 Yes DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B16n DIFFOUT_B32n AH22 Yes DQSn11B DQ10B DQSn9B/DQ9B3B VREFB3BN0 IO DIFFIO_RX_B16p DIFFOUT_B32p AH21 Yes DQS11B DQ10B/CQn10B DQS9B/CQ9B3B VREFB3BN0 IO DIFFOUT_B33n AE20 Yes DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B33p AE22 Yes DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B17n DIFFOUT_B34n AF22 Yes DQSn12B DQSn10B/DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B17p DIFFOUT_B34p AF21 Yes DQS12B DQS10B/CQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B35n AD21 Yes DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B35p AC21 Yes DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B18n DIFFOUT_B36n AD20 Yes DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B18p DIFFOUT_B36p AC20 Yes DQ12B DQ10B DQ9B3C VREFB3CN0 IO DIFFOUT_B49n AP22 Yes DQ17B DQ17B3C VREFB3CN0 IO DIFFOUT_B49p AP23 Yes DQ17B DQ17B3C VREFB3CN0 IO RDN3C DIFFIO_RX_B25n DIFFOUT_B50n AM22 Yes DQSn17B DQ17B3C VREFB3CN0 IO RUP3C DIFFIO_RX_B25p DIFFOUT_B50p AL22 Yes DQS17B DQ17B/CQn17B3C VREFB3CN0 IO DIFFOUT_B51n AM20 Yes DQ17B DQ17B3C VREFB3CN0 IO DIFFOUT_B51p AL20 Yes DQ17B DQ17B3C VREFB3CN0 IO DIFFIO_RX_B26n DIFFOUT_B52n AM21 Yes DQSn18B DQSn17B/DQ17B3C VREFB3CN0 IO DIFFIO_RX_B26p DIFFOUT_B52p AL21 Yes DQS18B DQS17B/CQ17B3C VREFB3CN0 IO DIFFOUT_B53n AM19 Yes DQ18B DQ17B3C VREFB3CN0 IO DIFFOUT_B53p AL19 Yes DQ18B DQ17B3C VREFB3CN0 IO DIFFIO_RX_B27n DIFFOUT_B54n AP21 Yes DQ18B DQ17B3C VREFB3CN0 IO DIFFIO_RX_B27p DIFFOUT_B54p AN21 Yes DQ18B DQ17B3C VREFB3CN0 IO DIFFOUT_B55n AK21 Yes DQ19B3C VREFB3CN0 IO DIFFOUT_B55p AK20 Yes DQ19B3C VREFB3CN0 IO DIFFIO_RX_B28n DIFFOUT_B56n AJ19 Yes DQSn19B3C VREFB3CN0 IO DIFFIO_RX_B28p DIFFOUT_B56p AH19 Yes DQS19B3C VREFB3CN0 IO DIFFOUT_B57n AJ20 Yes DQ19B3C VREFB3CN0 IO DIFFOUT_B57p AK18 Yes DQ19B3C VREFB3CN0 IO DIFFIO_RX_B29n DIFFOUT_B58n AF20 Yes3C VREFB3CN0 IO DIFFIO_RX_B29p DIFFOUT_B58p AF19 Yes3C VREFB3CN0 IO PLL_B1_CLKOUT4 DIFFOUT_B59n AE19 No3C VREFB3CN0 IO PLL_B1_CLKOUT3 DIFFOUT_B59p AC19 No

Page 4: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1152 Page 4 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1152

Dynamic OCT Support

DQS for X4 for F1152

DQS for X8/X9 for F1152

DQS for X16/X18 for F1152

DQS for X32/X36 for F1152 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

3C VREFB3CN0 IO DIFFIO_RX_B30n DIFFOUT_B60n AG21 No3C VREFB3CN0 IO DIFFIO_RX_B30p DIFFOUT_B60p AG20 No3C VREFB3CN0 IO PLL_B1_CLKOUT0n DIFFOUT_B61n AD18 No3C VREFB3CN0 IO PLL_B1_CLKOUT0p DIFFOUT_B61p AC18 No3C VREFB3CN0 IO PLL_B1_FBn/CLKOUT2 DIFFIO_RX_B31n DIFFOUT_B62n AM18 No3C VREFB3CN0 IO PLL_B1_FBp/CLKOUT1 DIFFIO_RX_B31p DIFFOUT_B62p AL18 No3C VREFB3CN0 IO CLK5n DIFFOUT_B63n AP20 No3C VREFB3CN0 IO CLK5p DIFFOUT_B63p AN20 No3C VREFB3CN0 IO CLK4n DIFFIO_RX_B32n DIFFOUT_B64n AP18 No3C VREFB3CN0 IO CLK4p DIFFIO_RX_B32p DIFFOUT_B64p AN18 No4C VREFB4CN0 IO CLK6p DIFFIO_RX_B33p DIFFOUT_B65p AN17 No4C VREFB4CN0 IO CLK6n DIFFIO_RX_B33n DIFFOUT_B65n AP17 No4C VREFB4CN0 IO CLK7p DIFFOUT_B66p AN15 No4C VREFB4CN0 IO CLK7n DIFFOUT_B66n AP15 No4C VREFB4CN0 IO PLL_B2_FBp/CLKOUT1 DIFFIO_RX_B34p DIFFOUT_B67p AL17 No4C VREFB4CN0 IO PLL_B2_FBn/CLKOUT2 DIFFIO_RX_B34n DIFFOUT_B67n AM17 No4C VREFB4CN0 IO PLL_B2_CLKOUT0p DIFFOUT_B68p AC17 No4C VREFB4CN0 IO PLL_B2_CLKOUT0n DIFFOUT_B68n AD17 No4C VREFB4CN0 IO DIFFIO_RX_B35p DIFFOUT_B69p AG15 No4C VREFB4CN0 IO DIFFIO_RX_B35n DIFFOUT_B69n AH16 No4C VREFB4CN0 IO PLL_B2_CLKOUT3 DIFFOUT_B70p AE16 No4C VREFB4CN0 IO PLL_B2_CLKOUT4 DIFFOUT_B70n AC16 No4C VREFB4CN0 IO DIFFIO_RX_B36p DIFFOUT_B71p AF15 Yes4C VREFB4CN0 IO DIFFIO_RX_B36n DIFFOUT_B71n AF16 Yes4C VREFB4CN0 IO DIFFOUT_B72p AJ15 Yes DQ20B4C VREFB4CN0 IO DIFFOUT_B72n AK17 Yes DQ20B4C VREFB4CN0 IO DIFFIO_RX_B37p DIFFOUT_B73p AJ16 Yes DQS20B4C VREFB4CN0 IO DIFFIO_RX_B37n DIFFOUT_B73n AJ17 Yes DQSn20B4C VREFB4CN0 IO DIFFOUT_B74p AK14 Yes DQ20B4C VREFB4CN0 IO DIFFOUT_B74n AK15 Yes DQ20B4C VREFB4CN0 IO DIFFIO_RX_B38p DIFFOUT_B75p AN14 Yes DQ21B DQ22B4C VREFB4CN0 IO DIFFIO_RX_B38n DIFFOUT_B75n AP14 Yes DQ21B DQ22B4C VREFB4CN0 IO DIFFOUT_B76p AM16 Yes DQ21B DQ22B4C VREFB4CN0 IO DIFFOUT_B76n AL16 Yes DQ21B DQ22B4C VREFB4CN0 IO DIFFIO_RX_B39p DIFFOUT_B77p AL14 Yes DQS21B DQS22B/CQ22B4C VREFB4CN0 IO DIFFIO_RX_B39n DIFFOUT_B77n AM14 Yes DQSn21B DQSn22B/DQ22B4C VREFB4CN0 IO DIFFOUT_B78p AM15 Yes DQ22B DQ22B4C VREFB4CN0 IO DIFFOUT_B78n AL15 Yes DQ22B DQ22B4C VREFB4CN0 IO DIFFIO_RX_B40p DIFFOUT_B79p AL13 Yes DQS22B DQ22B/CQn22B4C VREFB4CN0 IO DIFFIO_RX_B40n DIFFOUT_B79n AM13 Yes DQSn22B DQ22B4C VREFB4CN0 IO DIFFOUT_B80p AP13 Yes DQ22B DQ22B4C VREFB4CN0 IO DIFFOUT_B80n AP12 Yes DQ22B DQ22B4B VREFB4BN0 IO DIFFIO_RX_B47p DIFFOUT_B93p AC15 Yes DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B47n DIFFOUT_B93n AD15 Yes DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B94p AD14 Yes DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B94n AC14 Yes DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B48p DIFFOUT_B95p AF13 Yes DQS27B DQS29B/CQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B48n DIFFOUT_B95n AF14 Yes DQSn27B DQSn29B/DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B96p AE15 Yes DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B96n AE13 Yes DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B49p DIFFOUT_B97p AG14 Yes DQS28B DQ29B/CQn29B DQS30B/CQ30B4B VREFB4BN0 IO DIFFIO_RX_B49n DIFFOUT_B97n AH14 Yes DQSn28B DQ29B DQSn30B/DQ30B4B VREFB4BN0 IO DIFFOUT_B98p AG12 Yes DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B98n AH13 Yes DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B50p DIFFOUT_B99p AJ11 Yes DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B50n DIFFOUT_B99n AK11 Yes DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B100p AJ12 Yes DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B100n AJ13 Yes DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B51p DIFFOUT_B101p AK12 Yes DQS29B DQS30B/CQ30B DQ30B/CQn30B4B VREFB4BN0 IO DIFFIO_RX_B51n DIFFOUT_B101n AL12 Yes DQSn29B DQSn30B/DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B102p AL11 Yes DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B102n AM12 Yes DQ30B DQ30B DQ30B

Page 5: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1152 Page 5 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1152

Dynamic OCT Support

DQS for X4 for F1152

DQS for X8/X9 for F1152

DQS for X16/X18 for F1152

DQS for X32/X36 for F1152 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

4B VREFB4BN0 IO DIFFIO_RX_B52p DIFFOUT_B103p AN11 Yes DQS30B DQ30B/CQn30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B52n DIFFOUT_B103n AN12 Yes DQSn30B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B104p AP10 Yes DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B104n AP11 Yes DQ30B DQ30B DQ30B4A VREFB4AN0 IO DIFFIO_RX_B55p DIFFOUT_B109p AC12 Yes DQ38B4A VREFB4AN0 IO DIFFIO_RX_B55n DIFFOUT_B109n AC13 Yes DQ38B4A VREFB4AN0 IO DIFFOUT_B110p AD11 Yes DQ38B4A VREFB4AN0 IO DIFFOUT_B110n AB12 Yes DQ38B4A VREFB4AN0 IO DIFFIO_RX_B56p DIFFOUT_B111p AH10 Yes DQ33B DQ36B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B56n DIFFOUT_B111n AH11 Yes DQ33B DQ36B DQ38B4A VREFB4AN0 IO DIFFOUT_B112p AE12 Yes DQ33B DQ36B DQ38B4A VREFB4AN0 IO DIFFOUT_B112n AD12 Yes DQ33B DQ36B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B57p DIFFOUT_B113p AE10 Yes DQS33B DQS36B/CQ36B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B57n DIFFOUT_B113n AF10 Yes DQSn33B DQSn36B/DQ36B DQ38B4A VREFB4AN0 IO DIFFOUT_B114p AF11 Yes DQ34B DQ36B DQ38B4A VREFB4AN0 IO DIFFOUT_B114n AG9 Yes DQ34B DQ36B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B58p DIFFOUT_B115p AJ9 Yes DQS34B DQ36B/CQn36B DQS38B/CQ38B4A VREFB4AN0 IO DIFFIO_RX_B58n DIFFOUT_B115n AK9 Yes DQSn34B DQ36B DQSn38B/DQ38B4A VREFB4AN0 IO DIFFOUT_B116p AF12 Yes DQ34B DQ36B DQ38B4A VREFB4AN0 IO DIFFOUT_B116n AG11 Yes DQ34B DQ36B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B59p DIFFOUT_B117p AJ8 Yes DQ35B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B59n DIFFOUT_B117n AK8 Yes DQ35B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B118p AL8 Yes DQ35B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B118n AL9 Yes DQ35B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B60p DIFFOUT_B119p AL10 Yes DQS35B DQS37B/CQ37B DQ38B DQ38B/CQn38B4A VREFB4AN0 IO DIFFIO_RX_B60n DIFFOUT_B119n AM10 Yes DQSn35B DQSn37B/DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B120p AL7 Yes DQ36B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B120n AM7 Yes DQ36B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B61p DIFFOUT_B121p AM9 Yes DQS36B DQ37B/CQn37B DQS38B/CQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B61n DIFFOUT_B121n AN9 Yes DQSn36B DQ37B DQSn38B/DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B122p AM6 Yes DQ36B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B122n AM5 Yes DQ36B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B62p DIFFOUT_B123p AN8 Yes DQ37B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B62n DIFFOUT_B123n AP8 Yes DQ37B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B124p AP7 Yes DQ37B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B124n AP9 Yes DQ37B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B63p DIFFOUT_B125p AN6 Yes DQS37B DQS38B/CQ38B DQ38B/CQn38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B63n DIFFOUT_B125n AP6 Yes DQSn37B DQSn38B/DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B126p AN3 Yes DQ38B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B126n AN5 Yes DQ38B DQ38B DQ38B DQ38B4A VREFB4AN0 IO RUP4A DIFFIO_RX_B64p DIFFOUT_B127p AP4 Yes DQS38B DQ38B/CQn38B DQ38B DQ38B4A VREFB4AN0 IO RDN4A DIFFIO_RX_B64n DIFFOUT_B127n AP5 Yes DQSn38B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B128p AM4 Yes DQ38B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B128n AP3 Yes DQ38B DQ38B DQ38B DQ38B

nIO_PULLUP nIO_PULLUP AP2 NonCEO nCEO AK3 NoDCLK DCLK AL3 NonCSO nCSO AL4 NoASDO ASDO AN1 No

6C VREFB6CN0 CLK10p CLK10p AM2 No6C VREFB6CN0 CLK10n CLK10n AM1 No6C VREFB6CN0 IO CLK11p DIFFIO_RX_R29p DIFFOUT_R57p AK6 No6C VREFB6CN0 IO CLK11n DIFFIO_RX_R29n DIFFOUT_R57n AL5 No6C VREFB6CN0 IO PLL_R2_FB_CLKOUT0p DIFFIO_TX_R29p DIFFOUT_R58p AJ6 No6C VREFB6CN0 IO PLL_R2_CLKOUT0n DIFFIO_TX_R29n DIFFOUT_R58n AK5 No6C VREFB6CN0 IO DIFFIO_RX_R30p DIFFOUT_R59p AD6 Yes DQ18R DQ21R6C VREFB6CN0 IO DIFFIO_RX_R30n DIFFOUT_R59n AD5 Yes DQ18R DQ21R6C VREFB6CN0 IO DIFFIO_TX_R30p DIFFOUT_R60p AE7 Yes DQ18R DQ21R6C VREFB6CN0 IO DIFFIO_TX_R30n DIFFOUT_R60n AF7 Yes DQ18R DQ21R6C VREFB6CN0 IO DIFFIO_RX_R31p DIFFOUT_R61p AE6 Yes DQS18R DQS21R/CQ21R6C VREFB6CN0 IO DIFFIO_RX_R31n DIFFOUT_R61n AE5 Yes DQSn18R DQSn21R/DQ21R6C VREFB6CN0 IO DIFFIO_TX_R31p DIFFOUT_R62p AD8 Yes DQ19R DQ21R

Page 6: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1152 Page 6 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1152

Dynamic OCT Support

DQS for X4 for F1152

DQS for X8/X9 for F1152

DQS for X16/X18 for F1152

DQS for X32/X36 for F1152 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

6C VREFB6CN0 IO DIFFIO_TX_R31n DIFFOUT_R62n AE8 Yes DQ19R DQ21R6C VREFB6CN0 IO DIFFIO_RX_R32p DIFFOUT_R63p AF6 Yes DQS19R DQ21R/CQn21R6C VREFB6CN0 IO DIFFIO_RX_R32n DIFFOUT_R63n AG5 Yes DQSn19R DQ21R6C VREFB6CN0 IO DIFFIO_TX_R32p DIFFOUT_R64p AC9 Yes DQ19R DQ21R6C VREFB6CN0 IO DIFFIO_TX_R32n DIFFOUT_R64n AC8 Yes DQ19R DQ21R6C VREFB6CN0 IO DIFFIO_RX_R33p DIFFOUT_R65p AG6 Yes DQ20R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R33n DIFFOUT_R65n AH5 Yes DQ20R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R33p DIFFOUT_R66p AG8 Yes DQ20R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R33n DIFFOUT_R66n AH7 Yes DQ20R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R34p DIFFOUT_R67p AH6 Yes DQS20R DQS22R/CQ22R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R34n DIFFOUT_R67n AJ5 Yes DQSn20R DQSn22R/DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R34p DIFFOUT_R68p AE9 Yes DQ21R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R34n DIFFOUT_R68n AF8 Yes DQ21R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R35p DIFFOUT_R69p AB8 Yes DQS21R DQ22R/CQn22R DQS23R/CQ23R6C VREFB6CN0 IO DIFFIO_RX_R35n DIFFOUT_R69n AC7 Yes DQSn21R DQ22R DQSn23R/DQ23R6C VREFB6CN0 IO DIFFIO_TX_R35p DIFFOUT_R70p AC11 Yes DQ21R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R35n DIFFOUT_R70n AC10 Yes DQ21R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R36p DIFFOUT_R71p AB6 Yes DQ22R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R36n DIFFOUT_R71n AC6 Yes DQ22R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R36p DIFFOUT_R72p AB10 Yes DQ22R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R36n DIFFOUT_R72n AB9 Yes DQ22R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R37p DIFFOUT_R73p AA6 Yes DQS22R DQS23R/CQ23R DQ23R/CQn23R6C VREFB6CN0 IO DIFFIO_RX_R37n DIFFOUT_R73n AB5 Yes DQSn22R DQSn23R/DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R37p DIFFOUT_R74p Y10 Yes DQ23R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R37n DIFFOUT_R74n AA9 Yes DQ23R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R38p DIFFOUT_R75p V6 Yes DQS23R DQ23R/CQn23R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R38n DIFFOUT_R75n V5 Yes DQSn23R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R38p DIFFOUT_R76p W11 Yes DQ23R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R38n DIFFOUT_R76n Y11 Yes DQ23R DQ23R DQ23R6A VREFB6AN0 IO DIFFIO_RX_R45p DIFFOUT_R89p V8 Yes6A VREFB6AN0 IO DIFFIO_RX_R45n DIFFOUT_R89n V7 Yes6A VREFB6AN0 IO DIFFIO_TX_R45p DIFFOUT_R90p T11 Yes DQ28R6A VREFB6AN0 IO DIFFIO_TX_R45n DIFFOUT_R90n U11 Yes DQ28R6A VREFB6AN0 IO DIFFIO_RX_R46p DIFFOUT_R91p U7 Yes DQS28R6A VREFB6AN0 IO DIFFIO_RX_R46n DIFFOUT_R91n U6 Yes DQSn28R6A VREFB6AN0 IO DIFFIO_TX_R46p DIFFOUT_R92p V11 Yes DQ28R6A VREFB6AN0 IO DIFFIO_TX_R46n DIFFOUT_R92n U10 Yes DQ28R6A VREFB6AN0 IO DIFFIO_RX_R47p DIFFOUT_R93p T6 Yes DQ29R DQ32R6A VREFB6AN0 IO DIFFIO_RX_R47n DIFFOUT_R93n T5 Yes DQ29R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R47p DIFFOUT_R94p U9 Yes DQ29R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R47n DIFFOUT_R94n U8 Yes DQ29R DQ32R6A VREFB6AN0 IO DIFFIO_RX_R48p DIFFOUT_R95p P11 Yes DQS29R DQS32R/CQ32R6A VREFB6AN0 IO DIFFIO_RX_R48n DIFFOUT_R95n R10 Yes DQSn29R DQSn32R/DQ32R6A VREFB6AN0 IO DIFFIO_TX_R48p DIFFOUT_R96p N11 Yes DQ30R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R48n DIFFOUT_R96n N10 Yes DQ30R DQ32R6A VREFB6AN0 IO DIFFIO_RX_R49p DIFFOUT_R97p N6 Yes DQS30R DQ32R/CQn32R6A VREFB6AN0 IO DIFFIO_RX_R49n DIFFOUT_R97n M5 Yes DQSn30R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R49p DIFFOUT_R98p P9 Yes DQ30R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R49n DIFFOUT_R98n R9 Yes DQ30R DQ32R6A VREFB6AN0 IO DIFFIO_RX_R50p DIFFOUT_R99p L6 Yes DQ31R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R50n DIFFOUT_R99n L5 Yes DQ31R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R50p DIFFOUT_R100p N7 Yes DQ31R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R50n DIFFOUT_R100n M6 Yes DQ31R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R51p DIFFOUT_R101p K6 Yes DQS31R DQS33R/CQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R51n DIFFOUT_R101n K5 Yes DQSn31R DQSn33R/DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R51p DIFFOUT_R102p M9 Yes DQ32R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R51n DIFFOUT_R102n N9 Yes DQ32R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R52p DIFFOUT_R103p J6 Yes DQS32R DQ33R/CQn33R DQS34R/CQ34R6A VREFB6AN0 IO DIFFIO_RX_R52n DIFFOUT_R103n J5 Yes DQSn32R DQ33R DQSn34R/DQ34R6A VREFB6AN0 IO DIFFIO_TX_R52p DIFFOUT_R104p L8 Yes DQ32R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R52n DIFFOUT_R104n M7 Yes DQ32R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R53p DIFFOUT_R105p H6 Yes DQ33R DQ34R DQ34R

Page 7: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1152 Page 7 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1152

Dynamic OCT Support

DQS for X4 for F1152

DQS for X8/X9 for F1152

DQS for X16/X18 for F1152

DQS for X32/X36 for F1152 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

6A VREFB6AN0 IO DIFFIO_RX_R53n DIFFOUT_R105n H5 Yes DQ33R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R53p DIFFOUT_R106p K8 Yes DQ33R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R53n DIFFOUT_R106n K7 Yes DQ33R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R54p DIFFOUT_R107p G6 Yes DQS33R DQS34R/CQ34R DQ34R/CQn34R6A VREFB6AN0 IO DIFFIO_RX_R54n DIFFOUT_R107n G5 Yes DQSn33R DQSn34R/DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R54p DIFFOUT_R108p G8 Yes DQ34R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R54n DIFFOUT_R108n G7 Yes DQ34R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R55p DIFFOUT_R109p D6 Yes DQS34R DQ34R/CQn34R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R55n DIFFOUT_R109n D5 Yes DQSn34R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R55p DIFFOUT_R110p J9 Yes DQ34R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R55n DIFFOUT_R110n J8 Yes DQ34R DQ34R DQ34R6A VREFB6AN0 IO RUP6A DIFFIO_RX_R56p DIFFOUT_R111p F6 Yes6A VREFB6AN0 IO RDN6A DIFFIO_RX_R56n DIFFOUT_R111n F5 Yes6A VREFB6AN0 IO PLL_R1_FB_CLKOUT0p DIFFIO_TX_R56p DIFFOUT_R112p K9 Yes6A VREFB6AN0 IO PLL_R1_CLKOUT0n DIFFIO_TX_R56n DIFFOUT_R112n L9 Yes

MSEL2 MSEL2 E6 NoMSEL1 MSEL1 C6 NoMSEL0 MSEL0 C5 No

7A VREFB7AN0 IO DIFFOUT_T1n A3 Yes DQ1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T1p C4 Yes DQ1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO RDN7A DIFFIO_RX_T1n DIFFOUT_T2n A4 Yes DQSn1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO RUP7A DIFFIO_RX_T1p DIFFOUT_T2p A5 Yes DQS1T DQ1T/CQn1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T3n B5 Yes DQ1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T3p B3 Yes DQ1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T2n DIFFOUT_T4n A6 Yes DQSn2T DQSn1T/DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T2p DIFFOUT_T4p B6 Yes DQS2T DQS1T/CQ1T DQ1T/CQn1T DQ1T7A VREFB7AN0 IO DIFFOUT_T5n A9 Yes DQ2T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T5p A7 Yes DQ2T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T3n DIFFOUT_T6n A8 Yes DQ2T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T3p DIFFOUT_T6p B8 Yes DQ2T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T7n C7 Yes DQ3T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T7p D7 Yes DQ3T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T4n DIFFOUT_T8n B9 Yes DQSn3T DQ2T DQSn1T/DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T4p DIFFOUT_T8p C9 Yes DQS3T DQ2T/CQn2T DQS1T/CQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T9n F8 Yes DQ3T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T9p E8 Yes DQ3T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T5n DIFFOUT_T10n C10 Yes DQSn4T DQSn2T/DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T5p DIFFOUT_T10p D10 Yes DQS4T DQS2T/CQ2T DQ1T DQ1T/CQn1T7A VREFB7AN0 IO DIFFOUT_T11n E9 Yes DQ4T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T11p F9 Yes DQ4T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T6n DIFFOUT_T12n D8 Yes DQ4T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T6p DIFFOUT_T12p D9 Yes DQ4T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T13n H11 Yes DQ5T DQ3T DQ1T7A VREFB7AN0 IO DIFFOUT_T13p J12 Yes DQ5T DQ3T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T7n DIFFOUT_T14n G10 Yes DQSn5T DQ3T DQSn1T/DQ1T7A VREFB7AN0 IO DIFFIO_RX_T7p DIFFOUT_T14p G11 Yes DQS5T DQ3T/CQn3T DQS1T/CQ1T7A VREFB7AN0 IO DIFFOUT_T15n H9 Yes DQ5T DQ3T DQ1T7A VREFB7AN0 IO DIFFOUT_T15p J11 Yes DQ5T DQ3T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T8n DIFFOUT_T16n J10 Yes DQSn6T DQSn3T/DQ3T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T8p DIFFOUT_T16p K10 Yes DQS6T DQS3T/CQ3T DQ1T7A VREFB7AN0 IO DIFFOUT_T17n M12 Yes DQ6T DQ3T DQ1T7A VREFB7AN0 IO DIFFOUT_T17p K12 Yes DQ6T DQ3T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T9n DIFFOUT_T18n L11 Yes DQ6T DQ3T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T9p DIFFOUT_T18p M11 Yes DQ6T DQ3T DQ1T7A VREFB7AN0 IO DIFFOUT_T19n M13 Yes DQ1T7A VREFB7AN0 IO DIFFOUT_T19p L12 Yes DQ1T7A VREFB7AN0 IO DIFFIO_RX_T10n DIFFOUT_T20n N12 Yes DQ1T7A VREFB7AN0 IO DIFFIO_RX_T10p DIFFOUT_T20p P12 Yes DQ1T7B VREFB7BN0 IO DIFFOUT_T25n A11 Yes DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T25p A10 Yes DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T13n DIFFOUT_T26n B11 Yes DQSn9T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T13p DIFFOUT_T26p B12 Yes DQS9T DQ9T/CQn9T DQ9T

Page 8: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1152 Page 8 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1152

Dynamic OCT Support

DQS for X4 for F1152

DQS for X8/X9 for F1152

DQS for X16/X18 for F1152

DQS for X32/X36 for F1152 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

7B VREFB7BN0 IO DIFFOUT_T27n C12 Yes DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T27p D11 Yes DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T14n DIFFOUT_T28n D12 Yes DQSn10T DQSn9T/DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T14p DIFFOUT_T28p E12 Yes DQS10T DQS9T/CQ9T DQ9T/CQn9T7B VREFB7BN0 IO DIFFOUT_T29n F13 Yes DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T29p F12 Yes DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T15n DIFFOUT_T30n E11 Yes DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T15p DIFFOUT_T30p F11 Yes DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T31n G13 Yes DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T31p H12 Yes DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T16n DIFFOUT_T32n G14 Yes DQSn11T DQ10T DQSn9T/DQ9T7B VREFB7BN0 IO DIFFIO_RX_T16p DIFFOUT_T32p H14 Yes DQS11T DQ10T/CQn10T DQS9T/CQ9T7B VREFB7BN0 IO DIFFOUT_T33n K13 Yes DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T33p K15 Yes DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T17n DIFFOUT_T34n J13 Yes DQSn12T DQSn10T/DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T17p DIFFOUT_T34p J14 Yes DQS12T DQS10T/CQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T35n M14 Yes DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T35p L14 Yes DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T18n DIFFOUT_T36n L15 Yes DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T18p DIFFOUT_T36p M15 Yes DQ12T DQ10T DQ9T7C VREFB7CN0 IO DIFFOUT_T49n A12 Yes DQ17T DQ17T7C VREFB7CN0 IO DIFFOUT_T49p A13 Yes DQ17T DQ17T7C VREFB7CN0 IO DIFFIO_RX_T25n DIFFOUT_T50n C13 Yes DQSn17T DQ17T7C VREFB7CN0 IO DIFFIO_RX_T25p DIFFOUT_T50p D13 Yes DQS17T DQ17T/CQn17T7C VREFB7CN0 IO DIFFOUT_T51n D15 Yes DQ17T DQ17T7C VREFB7CN0 IO DIFFOUT_T51p C15 Yes DQ17T DQ17T7C VREFB7CN0 IO DIFFIO_RX_T26n DIFFOUT_T52n C14 Yes DQSn18T DQSn17T/DQ17T7C VREFB7CN0 IO DIFFIO_RX_T26p DIFFOUT_T52p D14 Yes DQS18T DQS17T/CQ17T7C VREFB7CN0 IO DIFFOUT_T53n D16 Yes DQ18T DQ17T7C VREFB7CN0 IO DIFFOUT_T53p C16 Yes DQ18T DQ17T7C VREFB7CN0 IO DIFFIO_RX_T27n DIFFOUT_T54n A14 Yes DQ18T DQ17T7C VREFB7CN0 IO DIFFIO_RX_T27p DIFFOUT_T54p B14 Yes DQ18T DQ17T7C VREFB7CN0 IO DIFFOUT_T55n E15 Yes DQ19T7C VREFB7CN0 IO DIFFOUT_T55p E14 Yes DQ19T7C VREFB7CN0 IO DIFFIO_RX_T28n DIFFOUT_T56n F16 Yes DQSn19T7C VREFB7CN0 IO DIFFIO_RX_T28p DIFFOUT_T56p F17 Yes DQS19T7C VREFB7CN0 IO DIFFOUT_T57n E17 Yes DQ19T7C VREFB7CN0 IO DIFFOUT_T57p F15 Yes DQ19T7C VREFB7CN0 IO DIFFIO_RX_T29n DIFFOUT_T58n J15 Yes7C VREFB7CN0 IO DIFFIO_RX_T29p DIFFOUT_T58p J16 Yes7C VREFB7CN0 IO PLL_T2_CLKOUT4 DIFFOUT_T59n M16 No7C VREFB7CN0 IO PLL_T2_CLKOUT3 DIFFOUT_T59p K16 No7C VREFB7CN0 IO DIFFIO_RX_T30n DIFFOUT_T60n G16 No7C VREFB7CN0 IO DIFFIO_RX_T30p DIFFOUT_T60p H15 No7C VREFB7CN0 IO PLL_T2_CLKOUT0n DIFFOUT_T61n L17 No7C VREFB7CN0 IO PLL_T2_CLKOUT0p DIFFOUT_T61p M17 No7C VREFB7CN0 IO PLL_T2_FBn/CLKOUT2 DIFFIO_RX_T31n DIFFOUT_T62n C17 No7C VREFB7CN0 IO PLL_T2_FBp/CLKOUT1 DIFFIO_RX_T31p DIFFOUT_T62p D17 No7C VREFB7CN0 IO CLK13n DIFFOUT_T63n A15 No7C VREFB7CN0 IO CLK13p DIFFOUT_T63p B15 No7C VREFB7CN0 IO CLK12n DIFFIO_RX_T32n DIFFOUT_T64n A17 No7C VREFB7CN0 IO CLK12p DIFFIO_RX_T32p DIFFOUT_T64p B17 No8C VREFB8CN0 IO CLK14p DIFFIO_RX_T33p DIFFOUT_T65p B18 No8C VREFB8CN0 IO CLK14n DIFFIO_RX_T33n DIFFOUT_T65n A18 No8C VREFB8CN0 IO CLK15p DIFFOUT_T66p B20 No8C VREFB8CN0 IO CLK15n DIFFOUT_T66n A20 No8C VREFB8CN0 IO PLL_T1_FBp/CLKOUT1 DIFFIO_RX_T34p DIFFOUT_T67p D18 No8C VREFB8CN0 IO PLL_T1_FBn/CLKOUT2 DIFFIO_RX_T34n DIFFOUT_T67n C18 No8C VREFB8CN0 IO PLL_T1_CLKOUT0p DIFFOUT_T68p M18 No8C VREFB8CN0 IO PLL_T1_CLKOUT0n DIFFOUT_T68n L18 No8C VREFB8CN0 IO DIFFIO_RX_T35p DIFFOUT_T69p H21 No8C VREFB8CN0 IO DIFFIO_RX_T35n DIFFOUT_T69n H20 No

Page 9: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1152 Page 9 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1152

Dynamic OCT Support

DQS for X4 for F1152

DQS for X8/X9 for F1152

DQS for X16/X18 for F1152

DQS for X32/X36 for F1152 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

8C VREFB8CN0 IO PLL_T1_CLKOUT3 DIFFOUT_T70p M19 No8C VREFB8CN0 IO PLL_T1_CLKOUT4 DIFFOUT_T70n K19 No8C VREFB8CN0 IO DIFFIO_RX_T36p DIFFOUT_T71p J20 Yes8C VREFB8CN0 IO DIFFIO_RX_T36n DIFFOUT_T71n J19 Yes8C VREFB8CN0 IO DIFFOUT_T72p E18 Yes DQ20T8C VREFB8CN0 IO DIFFOUT_T72n F20 Yes DQ20T8C VREFB8CN0 IO DIFFIO_RX_T37p DIFFOUT_T73p G19 Yes DQS20T8C VREFB8CN0 IO DIFFIO_RX_T37n DIFFOUT_T73n F19 Yes DQSn20T8C VREFB8CN0 IO DIFFOUT_T74p E20 Yes DQ20T8C VREFB8CN0 IO DIFFOUT_T74n E21 Yes DQ20T8C VREFB8CN0 IO DIFFIO_RX_T38p DIFFOUT_T75p B21 Yes DQ21T DQ22T8C VREFB8CN0 IO DIFFIO_RX_T38n DIFFOUT_T75n A21 Yes DQ21T DQ22T8C VREFB8CN0 IO DIFFOUT_T76p D19 Yes DQ21T DQ22T8C VREFB8CN0 IO DIFFOUT_T76n C19 Yes DQ21T DQ22T8C VREFB8CN0 IO DIFFIO_RX_T39p DIFFOUT_T77p D21 Yes DQS21T DQS22T/CQ22T8C VREFB8CN0 IO DIFFIO_RX_T39n DIFFOUT_T77n C21 Yes DQSn21T DQSn22T/DQ22T8C VREFB8CN0 IO DIFFOUT_T78p D20 Yes DQ22T DQ22T8C VREFB8CN0 IO DIFFOUT_T78n C20 Yes DQ22T DQ22T8C VREFB8CN0 IO RUP8C DIFFIO_RX_T40p DIFFOUT_T79p D22 Yes DQS22T DQ22T/CQn22T8C VREFB8CN0 IO RDN8C DIFFIO_RX_T40n DIFFOUT_T79n C22 Yes DQSn22T DQ22T8C VREFB8CN0 IO DIFFOUT_T80p A23 Yes DQ22T DQ22T8C VREFB8CN0 IO DIFFOUT_T80n A22 Yes DQ22T DQ22T8B VREFB8BN0 IO DIFFIO_RX_T47p DIFFOUT_T93p M20 Yes DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T47n DIFFOUT_T93n L20 Yes DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T94p M21 Yes DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T94n L21 Yes DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T48p DIFFOUT_T95p J22 Yes DQS27T DQS29T/CQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T48n DIFFOUT_T95n J21 Yes DQSn27T DQSn29T/DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T96p K22 Yes DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T96n K20 Yes DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T49p DIFFOUT_T97p G22 Yes DQS28T DQ29T/CQn29T DQS30T/CQ30T8B VREFB8BN0 IO DIFFIO_RX_T49n DIFFOUT_T97n G21 Yes DQSn28T DQ29T DQSn30T/DQ30T8B VREFB8BN0 IO DIFFOUT_T98p H23 Yes DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T98n H24 Yes DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T50p DIFFOUT_T99p F24 Yes DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T50n DIFFOUT_T99n E24 Yes DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T100p F22 Yes DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T100n F23 Yes DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T51p DIFFOUT_T101p E23 Yes DQS29T DQS30T/CQ30T DQ30T/CQn30T8B VREFB8BN0 IO DIFFIO_RX_T51n DIFFOUT_T101n D23 Yes DQSn29T DQSn30T/DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T102p C23 Yes DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T102n D24 Yes DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T52p DIFFOUT_T103p B24 Yes DQS30T DQ30T/CQn30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T52n DIFFOUT_T103n B23 Yes DQSn30T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T104p A24 Yes DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T104n A25 Yes DQ30T DQ30T DQ30T8A VREFB8AN0 IO DIFFIO_RX_T55p DIFFOUT_T109p P23 Yes DQ38T8A VREFB8AN0 IO DIFFIO_RX_T55n DIFFOUT_T109n N23 Yes DQ38T8A VREFB8AN0 IO DIFFOUT_T110p M22 Yes DQ38T8A VREFB8AN0 IO DIFFOUT_T110n L23 Yes DQ38T8A VREFB8AN0 IO DIFFIO_RX_T56p DIFFOUT_T111p M24 Yes DQ33T DQ36T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T56n DIFFOUT_T111n L24 Yes DQ33T DQ36T DQ38T8A VREFB8AN0 IO DIFFOUT_T112p M23 Yes DQ33T DQ36T DQ38T8A VREFB8AN0 IO DIFFOUT_T112n K23 Yes DQ33T DQ36T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T57p DIFFOUT_T113p K25 Yes DQS33T DQS36T/CQ36T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T57n DIFFOUT_T113n J25 Yes DQSn33T DQSn36T/DQ36T DQ38T8A VREFB8AN0 IO DIFFOUT_T114p H27 Yes DQ34T DQ36T DQ38T8A VREFB8AN0 IO DIFFOUT_T114n J24 Yes DQ34T DQ36T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T58p DIFFOUT_T115p G25 Yes DQS34T DQ36T/CQn36T DQS38T/CQ38T8A VREFB8AN0 IO DIFFIO_RX_T58n DIFFOUT_T115n G24 Yes DQSn34T DQ36T DQSn38T/DQ38T8A VREFB8AN0 IO DIFFOUT_T116p H26 Yes DQ34T DQ36T DQ38T8A VREFB8AN0 IO DIFFOUT_T116n J23 Yes DQ34T DQ36T DQ38T

Page 10: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1152 Page 10 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1152

Dynamic OCT Support

DQS for X4 for F1152

DQS for X8/X9 for F1152

DQS for X16/X18 for F1152

DQS for X32/X36 for F1152 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

8A VREFB8AN0 IO DIFFIO_RX_T59p DIFFOUT_T117p D27 Yes DQ35T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T59n DIFFOUT_T117n D26 Yes DQ35T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T118p E26 Yes DQ35T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T118n F26 Yes DQ35T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T60p DIFFOUT_T119p D25 Yes DQS35T DQS37T/CQ37T DQ38T DQ38T/CQn38T8A VREFB8AN0 IO DIFFIO_RX_T60n DIFFOUT_T119n C25 Yes DQSn35T DQSn37T/DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T120p F27 Yes DQ36T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T120n E27 Yes DQ36T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T61p DIFFOUT_T121p C26 Yes DQS36T DQ37T/CQn37T DQS38T/CQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T61n DIFFOUT_T121n B26 Yes DQSn36T DQ37T DQSn38T/DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T122p C28 Yes DQ36T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T122n D28 Yes DQ36T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T62p DIFFOUT_T123p B27 Yes DQ37T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T62n DIFFOUT_T123n A27 Yes DQ37T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T124p A26 Yes DQ37T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T124n A28 Yes DQ37T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T63p DIFFOUT_T125p B29 Yes DQS37T DQS38T/CQ38T DQ38T/CQn38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T63n DIFFOUT_T125n A29 Yes DQSn37T DQSn38T/DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T126p B30 Yes DQ38T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T126n B32 Yes DQ38T DQ38T DQ38T DQ38T8A VREFB8AN0 IO RUP8A DIFFIO_RX_T64p DIFFOUT_T127p A31 Yes DQS38T DQ38T/CQn38T DQ38T DQ38T8A VREFB8AN0 IO RDN8A DIFFIO_RX_T64n DIFFOUT_T127n A30 Yes DQSn38T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T128p A32 Yes DQ38T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T128n C31 Yes DQ38T DQ38T DQ38T DQ38TQL1 GXB_TX_L7p E31 NoQL1 GXB_TX_L7n E32 NoQL1 GXB_RX_L7p F33 NoQL1 GXB_RX_L7n F34 NoQL1 GXB_TX_L6p G31 NoQL1 GXB_TX_L6n G32 NoQL1 GXB_RX_L6p H33 NoQL1 GXB_RX_L6n H34 NoQL1 GXB_CMUTX_L3p J31 NoQL1 GXB_CMUTX_L3n J32 NoQL1 REFCLK_L3p,GXB_CMURX_L3p K33 NoQL1 REFCLK_L3n,GXB_CMURX_L3n K34 NoQL1 GXB_CMUTX_L2p L31 NoQL1 GXB_CMUTX_L2n L32 NoQL1 REFCLK_L2p,GXB_CMURX_L2p M33 NoQL1 REFCLK_L2n,GXB_CMURX_L2n M34 NoQL1 GXB_TX_L5p N31 NoQL1 GXB_TX_L5n N32 NoQL1 GXB_RX_L5p P33 NoQL1 GXB_RX_L5n P34 NoQL1 GXB_TX_L4p R31 NoQL1 GXB_TX_L4n R32 NoQL1 GXB_RX_L4p T33 NoQL1 GXB_RX_L4n T34 NoQL0 GXB_TX_L3p U31 NoQL0 GXB_TX_L3n U32 NoQL0 GXB_RX_L3p V33 NoQL0 GXB_RX_L3n V34 NoQL0 GXB_TX_L2p W31 NoQL0 GXB_TX_L2n W32 NoQL0 GXB_RX_L2p Y33 NoQL0 GXB_RX_L2n Y34 NoQL0 GXB_CMUTX_L1p AA31 NoQL0 GXB_CMUTX_L1n AA32 NoQL0 REFCLK_L1p,GXB_CMURX_L1p AB33 NoQL0 REFCLK_L1n,GXB_CMURX_L1n AB34 NoQL0 GXB_CMUTX_L0p AC31 NoQL0 GXB_CMUTX_L0n AC32 No

Page 11: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1152 Page 11 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1152

Dynamic OCT Support

DQS for X4 for F1152

DQS for X8/X9 for F1152

DQS for X16/X18 for F1152

DQS for X32/X36 for F1152 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

QL0 REFCLK_L0p,GXB_CMURX_L0p AD33 NoQL0 REFCLK_L0n,GXB_CMURX_L0n AD34 NoQL0 GXB_TX_L1p AE31 NoQL0 GXB_TX_L1n AE32 NoQL0 GXB_RX_L1p AF33 NoQL0 GXB_RX_L1n AF34 NoQL0 GXB_TX_L0p AG31 NoQL0 GXB_TX_L0n AG32 NoQL0 GXB_RX_L0p AH33 NoQL0 GXB_RX_L0n AH34 NoQR0 GXB_RX_R0n AH1 NoQR0 GXB_RX_R0p AH2 NoQR0 GXB_TX_R0n AG3 NoQR0 GXB_TX_R0p AG4 NoQR0 GXB_RX_R1n AF1 NoQR0 GXB_RX_R1p AF2 NoQR0 GXB_TX_R1n AE3 NoQR0 GXB_TX_R1p AE4 NoQR0 REFCLK_R0n,GXB_CMURX_R0n AD1 NoQR0 REFCLK_R0p,GXB_CMURX_R0p AD2 NoQR0 GXB_CMUTX_R0n AC3 NoQR0 GXB_CMUTX_R0p AC4 NoQR0 REFCLK_R1n,GXB_CMURX_R1n AB1 NoQR0 REFCLK_R1p,GXB_CMURX_R1p AB2 NoQR0 GXB_CMUTX_R1n AA3 NoQR0 GXB_CMUTX_R1p AA4 NoQR0 GXB_RX_R2n Y1 NoQR0 GXB_RX_R2p Y2 NoQR0 GXB_TX_R2n W3 NoQR0 GXB_TX_R2p W4 NoQR0 GXB_RX_R3n V1 NoQR0 GXB_RX_R3p V2 NoQR0 GXB_TX_R3n U3 NoQR0 GXB_TX_R3p U4 NoQR1 GXB_RX_R4n T1 NoQR1 GXB_RX_R4p T2 NoQR1 GXB_TX_R4n R3 NoQR1 GXB_TX_R4p R4 NoQR1 GXB_RX_R5n P1 NoQR1 GXB_RX_R5p P2 NoQR1 GXB_TX_R5n N3 NoQR1 GXB_TX_R5p N4 NoQR1 REFCLK_R2n,GXB_CMURX_R2n M1 NoQR1 REFCLK_R2p,GXB_CMURX_R2p M2 NoQR1 GXB_CMUTX_R2n L3 NoQR1 GXB_CMUTX_R2p L4 NoQR1 REFCLK_R3n,GXB_CMURX_R3n K1 NoQR1 REFCLK_R3p,GXB_CMURX_R3p K2 NoQR1 GXB_CMUTX_R3n J3 NoQR1 GXB_CMUTX_R3p J4 NoQR1 GXB_RX_R6n H1 NoQR1 GXB_RX_R6p H2 NoQR1 GXB_TX_R6n G3 NoQR1 GXB_TX_R6p G4 NoQR1 GXB_RX_R7n F1 NoQR1 GXB_RX_R7p F2 NoQR1 GXB_TX_R7n E3 NoQR1 GXB_TX_R7p E4 No

GND AN2 NoGND U18 NoGND B7 NoGND AN4 No

Page 12: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1152 Page 12 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1152

Dynamic OCT Support

DQS for X4 for F1152

DQS for X8/X9 for F1152

DQS for X16/X18 for F1152

DQS for X32/X36 for F1152 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND AN7 NoGND AN10 NoGND AN13 NoGND AN16 NoGND AN19 NoGND AN22 NoGND AN25 NoGND AN28 NoGND AN31 NoGND AK4 NoGND AK7 NoGND AK10 NoGND AK13 NoGND AK16 NoGND AK19 NoGND AK22 NoGND AK25 NoGND AK28 NoGND AK31 NoGND AG7 NoGND AG10 NoGND AG13 NoGND AG16 NoGND AG19 NoGND AG22 NoGND AG25 NoGND AG28 NoGND AD7 NoGND AD10 NoGND AD13 NoGND AD16 NoGND AD19 NoGND AD22 NoGND AD25 NoGND AD28 NoGND AB7 NoGND AB13 NoGND AB15 NoGND AB17 NoGND AB19 NoGND AB21 NoGND AB28 NoGND AA10 NoGND AA14 NoGND AA16 NoGND AA18 NoGND AA20 NoGND AA22 NoGND AA25 NoGND Y13 NoGND Y15 NoGND Y17 NoGND Y19 NoGND Y21 NoGND W10 NoGND W14 NoGND W16 NoGND W18 NoGND W20 NoGND W22 NoGND W25 NoGND V13 No

Page 13: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1152 Page 13 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1152

Dynamic OCT Support

DQS for X4 for F1152

DQS for X8/X9 for F1152

DQS for X16/X18 for F1152

DQS for X32/X36 for F1152 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND V15 NoGND V19 NoGND V21 NoGND U14 NoGND U16 NoGND U20 NoGND U22 NoGND T10 NoGND T13 NoGND T15 NoGND T17 NoGND T19 NoGND T21 NoGND T25 NoGND R14 NoGND R16 NoGND R18 NoGND R20 NoGND R22 NoGND P10 NoGND P13 NoGND P15 NoGND P17 NoGND P19 NoGND P21 NoGND P25 NoGND N14 NoGND N16 NoGND N18 NoGND N20 NoGND N22 NoGND L7 NoGND L10 NoGND L13 NoGND L16 NoGND L19 NoGND L22 NoGND L25 NoGND L28 NoGND H7 NoGND H10 NoGND H13 NoGND H16 NoGND H19 NoGND H22 NoGND H25 NoGND H28 NoGND E7 NoGND E10 NoGND E13 NoGND E16 NoGND E19 NoGND E22 NoGND E25 NoGND E28 NoGND B4 NoGND B10 NoGND B13 NoGND B16 NoGND B19 NoGND B22 NoGND B25 No

Page 14: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1152 Page 14 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1152

Dynamic OCT Support

DQS for X4 for F1152

DQS for X8/X9 for F1152

DQS for X16/X18 for F1152

DQS for X32/X36 for F1152 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND B28 NoGND B31 NoGND C34 NoGND C33 NoGND D33 NoGND D32 NoGND D31 NoGND E34 NoGND E33 NoGND F32 NoGND F31 NoGND G34 NoGND G33 NoGND H32 NoGND H31 NoGND J34 NoGND J33 NoGND K32 NoGND K31 NoGND L34 NoGND L33 NoGND M32 NoGND M31 NoGND N34 NoGND N33 NoGND P32 NoGND P31 NoGND P29 NoGND P27 NoGND R34 NoGND R33 NoGND T32 NoGND T31 NoGND T28 NoGND U34 NoGND U33 NoGND V32 NoGND V31 NoGND W34 NoGND W33 NoGND W29 NoGND W27 NoGND Y32 NoGND Y31 NoGND AA34 NoGND AA33 NoGND AA28 NoGND AB32 NoGND AB31 NoGND AC34 NoGND AC33 NoGND AD32 NoGND AD31 NoGND AE34 NoGND AE33 NoGND AF32 NoGND AF31 NoGND AG34 NoGND AG33 NoGND AH32 NoGND AH31 NoGND AJ34 No

Page 15: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1152 Page 15 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1152

Dynamic OCT Support

DQS for X4 for F1152

DQS for X8/X9 for F1152

DQS for X16/X18 for F1152

DQS for X32/X36 for F1152 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND AJ33 NoGND AK33 NoGND AL34 NoGND AL33 NoGND C2 NoGND C1 NoGND D4 NoGND D3 NoGND D2 NoGND E2 NoGND E1 NoGND F4 NoGND F3 NoGND G2 NoGND G1 NoGND H4 NoGND H3 NoGND J2 NoGND J1 NoGND K4 NoGND K3 NoGND L2 NoGND L1 NoGND M4 NoGND M3 NoGND N2 NoGND N1 NoGND P8 NoGND P6 NoGND P4 NoGND P3 NoGND R2 NoGND R1 NoGND T7 NoGND T4 NoGND T3 NoGND U2 NoGND U1 NoGND V4 NoGND V3 NoGND W8 NoGND W6 NoGND W2 NoGND W1 NoGND Y4 NoGND Y3 NoGND AA7 NoGND AA2 NoGND AA1 NoGND AB4 NoGND AB3 NoGND AC2 NoGND AC1 NoGND AD4 NoGND AD3 NoGND AE2 NoGND AE1 NoGND AF4 NoGND AF3 NoGND AG2 NoGND AG1 NoGND AH4 No

Page 16: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1152 Page 16 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1152

Dynamic OCT Support

DQS for X4 for F1152

DQS for X8/X9 for F1152

DQS for X16/X18 for F1152

DQS for X32/X36 for F1152 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND AH3 NoGND AJ2 NoGND AJ1 NoGND AK2 NoGND AL2 NoGND AL1 NoVCC U17 NoVCC AA15 NoVCC AA21 NoVCC Y14 NoVCC Y16 NoVCC Y18 NoVCC Y20 NoVCC W15 NoVCC W17 NoVCC W19 NoVCC W21 NoVCC V14 NoVCC V16 NoVCC V18 NoVCC V20 NoVCC U15 NoVCC U19 NoVCC T16 NoVCC T18 NoVCC T20 NoVCC R15 NoVCC R17 NoVCC R19 NoVCC P20 NoVCC P18 NoVCC AA17 NoVCC AA19 NoVCC U21 NoVCC T14 NoVCC R21 NoVCC P14 NoVCC P16 NoVCC AA27 NoVCC Y27 NoVCC T27 NoVCC R27 NoVCC AA8 NoVCC Y8 NoVCC T8 NoVCC R8 NoVCCPT Y22 NoVCCPT W23 NoVCCPT AJ18 NoVCCPT W13 NoVCCPT W12 NoVCCPT F18 NoDNU V17 NoVCCPGM AL29 NoVCCPGM AL6 NoTEMPDIODEn A2 NoTEMPDIODEp B1 NoVCC_CLKIN3C AH18 NoVCC_CLKIN4C AH17 NoVCC_CLKIN7C G17 NoVCC_CLKIN8C G18 NoVCCBAT H8 No

Page 17: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1152 Page 17 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1152

Dynamic OCT Support

DQS for X4 for F1152

DQS for X8/X9 for F1152

DQS for X16/X18 for F1152

DQS for X32/X36 for F1152 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

VCCA_PLL_B1 AF18 NoVCCA_PLL_B2 AF17 NoVCCA_PLL_L2 V23 NoVCCA_PLL_R2 V12 NoVCCA_PLL_T1 J18 NoVCCA_PLL_T2 J17 NoVCCD_PLL_B1 AG18 NoVCCD_PLL_B2 AG17 NoVCCD_PLL_L2 U23 NoVCCD_PLL_R2 U12 NoVCCD_PLL_T1 H18 NoVCCD_PLL_T2 H17 NoVCCIO1A T26 NoVCCIO1A P30 NoVCCIO1A M27 NoVCCIO1A J28 NoVCCIO1A E30 NoVCCIO1C AJ28 NoVCCIO1C AF30 NoVCCIO1C AD26 NoVCCIO1C Y30 NoVCCIO3A AM27 NoVCCIO3A AM32 NoVCCIO3A AJ25 NoVCCIO3A AE24 NoVCCIO3B AM24 NoVCCIO3B AE21 NoVCCIO3C AP19 NoVCCIO3C AJ21 NoVCCIO3C AE18 NoVCCIO4A AM3 NoVCCIO4A AM8 NoVCCIO4A AJ10 NoVCCIO4A AE11 NoVCCIO4B AM11 NoVCCIO4B AE14 NoVCCIO4C AP16 NoVCCIO4C AJ14 NoVCCIO4C AE17 NoVCCIO6A E5 NoVCCIO6A T9 NoVCCIO6A P5 NoVCCIO6A M8 NoVCCIO6A J7 NoVCCIO6C Y5 NoVCCIO6C AJ7 NoVCCIO6C AF5 NoVCCIO6C AD9 NoVCCIO7A K11 NoVCCIO7A F10 NoVCCIO7A C3 NoVCCIO7A C8 NoVCCIO7B K14 NoVCCIO7B C11 NoVCCIO7C K17 NoVCCIO7C F14 NoVCCIO7C A16 NoVCCIO8A K24 NoVCCIO8A F25 NoVCCIO8A C27 NoVCCIO8A C32 NoVCCIO8B K21 No

Page 18: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1152 Page 18 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1152

Dynamic OCT Support

DQS for X4 for F1152

DQS for X8/X9 for F1152

DQS for X16/X18 for F1152

DQS for X32/X36 for F1152 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

VCCIO8B C24 NoVCCIO8C K18 NoVCCIO8C F21 NoVCCIO8C A19 NoVCCPD1A M25 NoVCCPD1C V22 NoVCCPD3A AB22 NoVCCPD3B AB20 NoVCCPD3C AB18 NoVCCPD4A AA13 NoVCCPD4B AB14 NoVCCPD4C AB16 NoVCCPD6A M10 NoVCCPD6C U13 NoVCCPD7A N13 NoVCCPD7B N15 NoVCCPD7C N17 NoVCCPD8A P22 NoVCCPD8B N21 NoVCCPD8C N19 No

1A VREFB1AN0 VREFB1AN0 VREFB1AN0 N27 No1C VREFB1CN0 VREFB1CN0 VREFB1CN0 V25 No3A VREFB3AN0 VREFB3AN0 VREFB3AN0 AH26 No3B VREFB3BN0 VREFB3BN0 VREFB3BN0 AH23 No3C VREFB3CN0 VREFB3CN0 VREFB3CN0 AH20 No4A VREFB4AN0 VREFB4AN0 VREFB4AN0 AH9 No4B VREFB4BN0 VREFB4BN0 VREFB4BN0 AH12 No4C VREFB4CN0 VREFB4CN0 VREFB4CN0 AH15 No6A VREFB6AN0 VREFB6AN0 VREFB6AN0 N8 No6C VREFB6CN0 VREFB6CN0 VREFB6CN0 V10 No7A VREFB7AN0 VREFB7AN0 VREFB7AN0 G9 No7B VREFB7BN0 VREFB7BN0 VREFB7BN0 G12 No7C VREFB7CN0 VREFB7CN0 VREFB7CN0 G15 No8A VREFB8AN0 VREFB8AN0 VREFB8AN0 G26 No8B VREFB8BN0 VREFB8BN0 VREFB8BN0 G23 No8C VREFB8CN0 VREFB8CN0 VREFB8CN0 G20 No

NC C30 NoNC AN34 NoNC AF9 NoNC B2 NoNC AJ32 NoNC AJ31 NoNC AJ4 NoNC AJ3 NoNC AB11 NoNC AB24 NoNC AA11 NoNC AA12 NoNC AA23 NoNC AA24 NoNC Y12 NoNC Y23 NoNC T12 NoNC T22 NoNC T23 NoNC R11 NoNC R12 NoNC R13 NoNC R23 NoNC R24 NoVCCAUX F28 NoVCCAUX AH27 No

Page 19: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1152 Page 19 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1152

Dynamic OCT Support

DQS for X4 for F1152

DQS for X8/X9 for F1152

DQS for X16/X18 for F1152

DQS for X32/X36 for F1152 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

VCCAUX AH8 NoVCCAUX F7 NoVCCA_L U30 NoVCCA_L AC30 NoVCCA_R U5 NoVCCA_R AC5 NoVCCH_GXBL0 Y29 NoVCCH_GXBL1 R29 NoVCCH_GXBR0 Y6 NoVCCH_GXBR1 R6 NoVCCL_GXBL0 W28 NoVCCL_GXBL0 Y28 NoVCCL_GXBL1 P28 NoVCCL_GXBL1 R28 NoVCCL_GXBR0 W7 NoVCCL_GXBR0 Y7 NoVCCL_GXBR1 P7 NoVCCL_GXBR1 R7 NoVCCR_L N30 NoVCCR_L W30 NoVCCR_R N5 NoVCCR_R W5 NoVCCT_L R30 NoVCCT_L AA30 NoVCCT_R R5 NoVCCT_R AA5 NoVCCHIP_L V26 NoVCCHIP_L W26 NoVCCHIP_L Y26 NoVCCHIP_R V9 NoVCCHIP_R W9 NoVCCHIP_R Y9 NoRREF_L0 AK34 NoRREF_L1 D34 NoRREF_R0 AK1 NoRREF_R1 D1 No

Notes:1. Altera's external memory interface IPs do not support placement of the BWSn pins outside the DQS/DQ group adjacent to the x32/x36 DQS/DQ groups where the write data pins reside. When using x32/x36 DQS/DQ groups that have 40 pins, BWSn inputs are not supported. However, if you are not using Altera's memory interface IPs and you are using x32/x36 DQS/DQ groups that have 40 pins, you can place the BWSn pins in a separate ×4 DQS/DQ group adjacent to the x32/x36 DQS/DQ group where the write data pins reside.

Page 20: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 20 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

1A TDI TDI J29 No1A TMS TMS N27 No1A TRST TRST A32 No1A TCK TCK G30 No1A TDO TDO F30 No1A VREFB1AN0 IO PLL_L1_CLKOUT0n DIFFIO_TX_L1n DIFFOUT_L1n K29 Yes1A VREFB1AN0 IO PLL_L1_FB_CLKOUT0p DIFFIO_TX_L1p DIFFOUT_L1p L29 Yes1A VREFB1AN0 IO RDN1A DIFFIO_RX_L1n DIFFOUT_L2n C34 Yes1A VREFB1AN0 IO RUP1A DIFFIO_RX_L1p DIFFOUT_L2p D34 Yes1A VREFB1AN0 IO DIFFIO_TX_L2n DIFFOUT_L3n J30 Yes DQ1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L2p DIFFOUT_L3p K30 Yes DQ1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L2n DIFFOUT_L4n C31 Yes DQSn1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L2p DIFFOUT_L4p D31 Yes DQS1L DQ1L/CQn1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L3n DIFFOUT_L5n M28 Yes DQ1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L3p DIFFOUT_L5p N28 Yes DQ1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L3n DIFFOUT_L6n C35 Yes DQSn2L DQSn1L/DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L3p DIFFOUT_L6p D35 Yes DQS2L DQS1L/CQ1L DQ1L/CQn1L1A VREFB1AN0 IO DIFFIO_TX_L4n DIFFOUT_L7n H32 Yes DQ2L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L4p DIFFOUT_L7p J32 Yes DQ2L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L4n DIFFOUT_L8n B32 Yes DQ2L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L4p DIFFOUT_L8p C32 Yes DQ2L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L5n DIFFOUT_L9n M31 Yes DQ3L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L5p DIFFOUT_L9p N31 Yes DQ3L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L5n DIFFOUT_L10n C33 Yes DQSn3L DQ2L DQSn1L/DQ1L1A VREFB1AN0 IO DIFFIO_RX_L5p DIFFOUT_L10p D33 Yes DQS3L DQ2L/CQn2L DQS1L/CQ1L1A VREFB1AN0 IO DIFFIO_TX_L6n DIFFOUT_L11n M30 Yes DQ3L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L6p DIFFOUT_L11p N30 Yes DQ3L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L6n DIFFOUT_L12n G31 Yes DQSn4L DQSn2L/DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L6p DIFFOUT_L12p H31 Yes DQS4L DQS2L/CQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L7n DIFFOUT_L13n M29 Yes DQ4L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L7p DIFFOUT_L13p N29 Yes DQ4L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L7n DIFFOUT_L14n E31 Yes DQ4L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L7p DIFFOUT_L14p F31 Yes DQ4L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L8n DIFFOUT_L15n K31 Yes DQ5L DQ3L1A VREFB1AN0 IO DIFFIO_TX_L8p DIFFOUT_L15p L31 Yes DQ5L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L8n DIFFOUT_L16n E32 Yes DQSn5L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L8p DIFFOUT_L16p F32 Yes DQS5L DQ3L/CQn3L1A VREFB1AN0 IO DIFFIO_TX_L9n DIFFOUT_L17n R28 Yes DQ5L DQ3L1A VREFB1AN0 IO DIFFIO_TX_L9p DIFFOUT_L17p T28 Yes DQ5L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L9n DIFFOUT_L18n E34 Yes DQSn6L DQSn3L/DQ3L1A VREFB1AN0 IO DIFFIO_RX_L9p DIFFOUT_L18p F34 Yes DQS6L DQS3L/CQ3L1A VREFB1AN0 IO DIFFIO_TX_L10n DIFFOUT_L19n R27 Yes DQ6L DQ3L1A VREFB1AN0 IO DIFFIO_TX_L10p DIFFOUT_L19p T27 Yes DQ6L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L10n DIFFOUT_L20n F35 Yes DQ6L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L10p DIFFOUT_L20p G35 Yes DQ6L DQ3L1A VREFB1AN0 IO DIFFIO_TX_L11n DIFFOUT_L21n J33 Yes DQ7L1A VREFB1AN0 IO DIFFIO_TX_L11p DIFFOUT_L21p K32 Yes DQ7L1A VREFB1AN0 IO DIFFIO_RX_L11n DIFFOUT_L22n F33 Yes DQSn7L1A VREFB1AN0 IO DIFFIO_RX_L11p DIFFOUT_L22p G33 Yes DQS7L1A VREFB1AN0 IO DIFFIO_TX_L12n DIFFOUT_L23n P29 Yes DQ7L1A VREFB1AN0 IO DIFFIO_TX_L12p DIFFOUT_L23p R29 Yes DQ7L1A VREFB1AN0 IO DIFFIO_RX_L12n DIFFOUT_L24n H35 Yes1A VREFB1AN0 IO DIFFIO_RX_L12p DIFFOUT_L24p H34 Yes1C VREFB1CN0 IO DIFFIO_TX_L19n DIFFOUT_L37n L32 Yes DQ12L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L19p DIFFOUT_L37p M32 Yes DQ12L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L19n DIFFOUT_L38n J35 Yes DQSn12L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L19p DIFFOUT_L38p J34 Yes DQS12L DQ12L/CQn12L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L20n DIFFOUT_L39n P32 Yes DQ12L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L20p DIFFOUT_L39p P31 Yes DQ12L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L20n DIFFOUT_L40n K35 Yes DQSn13L DQSn12L/DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L20p DIFFOUT_L40p K34 Yes DQS13L DQS12L/CQ12L DQ12L/CQn12L1C VREFB1CN0 IO DIFFIO_TX_L21n DIFFOUT_L41n T31 Yes DQ13L DQ12L DQ12L

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

Page 21: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 21 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

1C VREFB1CN0 IO DIFFIO_TX_L21p DIFFOUT_L41p T30 Yes DQ13L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L21n DIFFOUT_L42n N34 Yes DQ13L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L21p DIFFOUT_L42p N33 Yes DQ13L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L22n DIFFOUT_L43n R33 Yes DQ14L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L22p DIFFOUT_L43p R32 Yes DQ14L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L22n DIFFOUT_L44n M34 Yes DQSn14L DQ13L DQSn12L/DQ12L1C VREFB1CN0 IO DIFFIO_RX_L22p DIFFOUT_L44p M33 Yes DQS14L DQ13L/CQn13L DQS12L/CQ12L1C VREFB1CN0 IO DIFFIO_TX_L23n DIFFOUT_L45n V28 Yes DQ14L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L23p DIFFOUT_L45p W28 Yes DQ14L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L23n DIFFOUT_L46n L35 Yes DQSn15L DQSn13L/DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L23p DIFFOUT_L46p L34 Yes DQS15L DQS13L/CQ13L DQ12L1C VREFB1CN0 IO CLKUSR DIFFIO_TX_L24n DIFFOUT_L47n R31 Yes DQ15L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L24p DIFFOUT_L47p R30 Yes DQ15L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L24n DIFFOUT_L48n V31 Yes DQ15L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L24p DIFFOUT_L48p U31 Yes DQ15L DQ13L DQ12L1C VREFB1CN0 IO DATA0 DIFFIO_TX_L25n DIFFOUT_L49n W30 Yes DQ16L DQ14L1C VREFB1CN0 IO DATA1 DIFFIO_TX_L25p DIFFOUT_L49p W29 Yes DQ16L DQ14L1C VREFB1CN0 IO DATA2 DIFFIO_RX_L25n DIFFOUT_L50n N35 Yes DQSn16L DQ14L1C VREFB1CN0 IO DATA3 DIFFIO_RX_L25p DIFFOUT_L50p P34 Yes DQS16L DQ14L/CQn14L1C VREFB1CN0 IO DATA4 DIFFIO_TX_L26n DIFFOUT_L51n V27 Yes DQ16L DQ14L1C VREFB1CN0 IO DATA5 DIFFIO_TX_L26p DIFFOUT_L51p W26 Yes DQ16L DQ14L1C VREFB1CN0 IO DATA6 DIFFIO_RX_L26n DIFFOUT_L52n R35 Yes DQSn17L DQSn14L/DQ14L1C VREFB1CN0 IO DATA7 DIFFIO_RX_L26p DIFFOUT_L52p R34 Yes DQS17L DQS14L/CQ14L1C VREFB1CN0 IO INIT_DONE DIFFIO_TX_L27n DIFFOUT_L53n V30 Yes DQ17L DQ14L1C VREFB1CN0 IO CRC_ERROR DIFFIO_TX_L27p DIFFOUT_L53p V29 Yes DQ17L DQ14L1C VREFB1CN0 IO DEV_OE DIFFIO_RX_L27n DIFFOUT_L54n U35 Yes DQ17L DQ14L1C VREFB1CN0 IO DEV_CLRn DIFFIO_RX_L27p DIFFOUT_L54p V34 Yes DQ17L DQ14L1C VREFB1CN0 IO PLL_L2_CLKOUT0n DIFFIO_TX_L28n DIFFOUT_L55n W33 No1C VREFB1CN0 IO PLL_L2_FB_CLKOUT0p DIFFIO_TX_L28p DIFFOUT_L55p W32 No1C VREFB1CN0 IO CLK0n DIFFIO_RX_L28n DIFFOUT_L56n W35 No1C VREFB1CN0 IO CLK0p DIFFIO_RX_L28p DIFFOUT_L56p W34 No1C VREFB1CN0 CLK1n CLK1n AA35 No1C VREFB1CN0 CLK1p CLK1p AB34 No2C VREFB2CN0 CLK3p CLK3p AC34 No2C VREFB2CN0 CLK3n CLK3n AC35 No2C VREFB2CN0 IO CLK2p DIFFIO_RX_L29p DIFFOUT_L57p AF34 No2C VREFB2CN0 IO CLK2n DIFFIO_RX_L29n DIFFOUT_L57n AE35 No2C VREFB2CN0 IO PLL_L3_FB_CLKOUT0p DIFFIO_TX_L29p DIFFOUT_L58p AG34 No2C VREFB2CN0 IO PLL_L3_CLKOUT0n DIFFIO_TX_L29n DIFFOUT_L58n AG35 No2C VREFB2CN0 IO DIFFIO_RX_L30p DIFFOUT_L59p AC31 Yes DQ18L DQ21L2C VREFB2CN0 IO DIFFIO_RX_L30n DIFFOUT_L59n AC32 Yes DQ18L DQ21L2C VREFB2CN0 IO DIFFIO_TX_L30p DIFFOUT_L60p AB30 Yes DQ18L DQ21L2C VREFB2CN0 IO DIFFIO_TX_L30n DIFFOUT_L60n AB31 Yes DQ18L DQ21L2C VREFB2CN0 IO DIFFIO_RX_L31p DIFFOUT_L61p AJ34 Yes DQS18L DQS21L/CQ21L2C VREFB2CN0 IO DIFFIO_RX_L31n DIFFOUT_L61n AJ35 Yes DQSn18L DQSn21L/DQ21L2C VREFB2CN0 IO DIFFIO_TX_L31p DIFFOUT_L62p AB27 Yes DQ19L DQ21L2C VREFB2CN0 IO DIFFIO_TX_L31n DIFFOUT_L62n AB28 Yes DQ19L DQ21L2C VREFB2CN0 IO DIFFIO_RX_L32p DIFFOUT_L63p AH34 Yes DQS19L DQ21L/CQn21L2C VREFB2CN0 IO DIFFIO_RX_L32n DIFFOUT_L63n AH35 Yes DQSn19L DQ21L2C VREFB2CN0 IO DIFFIO_TX_L32p DIFFOUT_L64p AC28 Yes DQ19L DQ21L2C VREFB2CN0 IO DIFFIO_TX_L32n DIFFOUT_L64n AC29 Yes DQ19L DQ21L2C VREFB2CN0 IO DIFFIO_RX_L33p DIFFOUT_L65p AK34 Yes DQ20L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L33n DIFFOUT_L65n AK35 Yes DQ20L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L33p DIFFOUT_L66p AG31 Yes DQ20L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L33n DIFFOUT_L66n AG32 Yes DQ20L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L34p DIFFOUT_L67p AL34 Yes DQS20L DQS22L/CQ22L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L34n DIFFOUT_L67n AL35 Yes DQSn20L DQSn22L/DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L34p DIFFOUT_L68p AD28 Yes DQ21L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L34n DIFFOUT_L68n AD29 Yes DQ21L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L35p DIFFOUT_L69p AH32 Yes DQS21L DQ22L/CQn22L DQS23L/CQ23L2C VREFB2CN0 IO DIFFIO_RX_L35n DIFFOUT_L69n AH33 Yes DQSn21L DQ22L DQSn23L/DQ23L2C VREFB2CN0 IO DIFFIO_TX_L35p DIFFOUT_L70p AE28 Yes DQ21L DQ22L DQ23L

Page 22: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 22 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

2C VREFB2CN0 IO DIFFIO_TX_L35n DIFFOUT_L70n AE29 Yes DQ21L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L36p DIFFOUT_L71p AN34 Yes DQ22L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L36n DIFFOUT_L71n AN35 Yes DQ22L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L36p DIFFOUT_L72p AD30 Yes DQ22L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L36n DIFFOUT_L72n AD31 Yes DQ22L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L37p DIFFOUT_L73p AM34 Yes DQS22L DQS23L/CQ23L DQ23L/CQn23L2C VREFB2CN0 IO DIFFIO_RX_L37n DIFFOUT_L73n AM35 Yes DQSn22L DQSn23L/DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L37p DIFFOUT_L74p AF29 Yes DQ23L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L37n DIFFOUT_L74n AG30 Yes DQ23L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L38p DIFFOUT_L75p AJ32 Yes DQS23L DQ23L/CQn23L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L38n DIFFOUT_L75n AK33 Yes DQSn23L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L38p DIFFOUT_L76p AE30 Yes DQ23L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L38n DIFFOUT_L76n AE31 Yes DQ23L DQ23L DQ23L2A VREFB2AN0 IO DIFFIO_RX_L45p DIFFOUT_L89p AN32 Yes2A VREFB2AN0 IO DIFFIO_RX_L45n DIFFOUT_L89n AP33 Yes2A VREFB2AN0 IO DIFFIO_TX_L45p DIFFOUT_L90p AC26 Yes DQ28L2A VREFB2AN0 IO DIFFIO_TX_L45n DIFFOUT_L90n AD26 Yes DQ28L2A VREFB2AN0 IO DIFFIO_RX_L46p DIFFOUT_L91p AN33 Yes DQS28L2A VREFB2AN0 IO DIFFIO_RX_L46n DIFFOUT_L91n AP34 Yes DQSn28L2A VREFB2AN0 IO DIFFIO_TX_L46p DIFFOUT_L92p AD27 Yes DQ28L2A VREFB2AN0 IO DIFFIO_TX_L46n DIFFOUT_L92n AE27 Yes DQ28L2A VREFB2AN0 IO DIFFIO_RX_L47p DIFFOUT_L93p AT34 Yes DQ29L DQ32L2A VREFB2AN0 IO DIFFIO_RX_L47n DIFFOUT_L93n AR34 Yes DQ29L DQ32L2A VREFB2AN0 IO DIFFIO_TX_L47p DIFFOUT_L94p AJ31 Yes DQ29L DQ32L2A VREFB2AN0 IO DIFFIO_TX_L47n DIFFOUT_L94n AH30 Yes DQ29L DQ32L2A VREFB2AN0 IO DIFFIO_RX_L48p DIFFOUT_L95p AT33 Yes DQS29L DQS32L/CQ32L2A VREFB2AN0 IO DIFFIO_RX_L48n DIFFOUT_L95n AU33 Yes DQSn29L DQSn32L/DQ32L2A VREFB2AN0 IO DIFFIO_TX_L48p DIFFOUT_L96p AK32 Yes DQ30L DQ32L2A VREFB2AN0 IO DIFFIO_TX_L48n DIFFOUT_L96n AL32 Yes DQ30L DQ32L2A VREFB2AN0 IO DIFFIO_RX_L49p DIFFOUT_L97p AP35 Yes DQS30L DQ32L/CQn32L2A VREFB2AN0 IO DIFFIO_RX_L49n DIFFOUT_L97n AR35 Yes DQSn30L DQ32L2A VREFB2AN0 IO DIFFIO_TX_L49p DIFFOUT_L98p AG29 Yes DQ30L DQ32L2A VREFB2AN0 IO DIFFIO_TX_L49n DIFFOUT_L98n AH29 Yes DQ30L DQ32L2A VREFB2AN0 IO DIFFIO_RX_L50p DIFFOUT_L99p AP32 Yes DQ31L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L50n DIFFOUT_L99n AR32 Yes DQ31L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L50p DIFFOUT_L100p AK31 Yes DQ31L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L50n DIFFOUT_L100n AL31 Yes DQ31L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L51p DIFFOUT_L101p AN30 Yes DQS31L DQS33L/CQ33L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L51n DIFFOUT_L101n AP30 Yes DQSn31L DQSn33L/DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L51p DIFFOUT_L102p AE26 Yes DQ32L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L51n DIFFOUT_L102n AF26 Yes DQ32L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L52p DIFFOUT_L103p AM31 Yes DQS32L DQ33L/CQn33L DQS34L/CQ34L2A VREFB2AN0 IO DIFFIO_RX_L52n DIFFOUT_L103n AN31 Yes DQSn32L DQ33L DQSn34L/DQ34L2A VREFB2AN0 IO DIFFIO_TX_L52p DIFFOUT_L104p AK30 Yes DQ32L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L52n DIFFOUT_L104n AL30 Yes DQ32L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L53p DIFFOUT_L105p AT31 Yes DQ33L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L53n DIFFOUT_L105n AU31 Yes DQ33L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L53p DIFFOUT_L106p AG28 Yes DQ33L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L53n DIFFOUT_L106n AH28 Yes DQ33L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L54p DIFFOUT_L107p AR31 Yes DQS33L DQS34L/CQ34L DQ34L/CQn34L2A VREFB2AN0 IO DIFFIO_RX_L54n DIFFOUT_L107n AT30 Yes DQSn33L DQSn34L/DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L54p DIFFOUT_L108p AG27 Yes DQ34L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L54n DIFFOUT_L108n AH27 Yes DQ34L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L55p DIFFOUT_L109p AT32 Yes DQS34L DQ34L/CQn34L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L55n DIFFOUT_L109n AU32 Yes DQSn34L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L55p DIFFOUT_L110p AL29 Yes DQ34L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L55n DIFFOUT_L110n AM29 Yes DQ34L DQ34L DQ34L2A VREFB2AN0 IO RUP2A DIFFIO_RX_L56p DIFFOUT_L111p AU34 Yes2A VREFB2AN0 IO RDN2A DIFFIO_RX_L56n DIFFOUT_L111n AV34 Yes2A VREFB2AN0 IO PLL_L4_FB_CLKOUT0p DIFFIO_TX_L56p DIFFOUT_L112p AJ29 Yes2A VREFB2AN0 IO PLL_L4_CLKOUT0n DIFFIO_TX_L56n DIFFOUT_L112n AK29 Yes

nCONFIG nCONFIG AW36 No

Page 23: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 23 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

nSTATUS nSTATUS AW35 NoCONF_DONE CONF_DONE AV35 NoPORSEL AP29 NonCE nCE AN29 No

3A VREFB3AN0 IO DIFFOUT_B1n AD25 Yes DQ1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B1p AE25 Yes DQ1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO RDN3A DIFFIO_RX_B1n DIFFOUT_B2n AG25 Yes DQSn1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO RUP3A DIFFIO_RX_B1p DIFFOUT_B2p AF25 Yes DQS1B DQ1B/CQn1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B3n AE24 Yes DQ1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B3p AK27 Yes DQ1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B2n DIFFOUT_B4n AK26 Yes DQSn2B DQSn1B/DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B2p DIFFOUT_B4p AJ26 Yes DQS2B DQS1B/CQ1B DQ1B/CQn1B DQ1B3A VREFB3AN0 IO DIFFOUT_B5n AH26 Yes DQ2B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B5p AL27 Yes DQ2B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B3n DIFFOUT_B6n AK25 Yes DQ2B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B3p DIFFOUT_B6p AJ25 Yes DQ2B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B7n AW34 Yes DQ3B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B7p AW33 Yes DQ3B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B4n DIFFOUT_B8n AW32 Yes DQSn3B DQ2B DQSn1B/DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B4p DIFFOUT_B8p AV32 Yes DQS3B DQ2B/CQn2B DQS1B/CQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B9n AV31 Yes DQ3B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B9p AW31 Yes DQ3B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B5n DIFFOUT_B10n AW30 Yes DQSn4B DQSn2B/DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B5p DIFFOUT_B10p AV29 Yes DQS4B DQS2B/CQ2B DQ1B DQ1B/CQn1B3A VREFB3AN0 IO DIFFOUT_B11n AW28 Yes DQ4B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B11p AW27 Yes DQ4B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B6n DIFFOUT_B12n AW29 Yes DQ4B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B6p DIFFOUT_B12p AV28 Yes DQ4B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B13n AN27 Yes DQ5B DQ3B DQ1B3A VREFB3AN0 IO DIFFOUT_B13p AP27 Yes DQ5B DQ3B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B7n DIFFOUT_B14n AN26 Yes DQSn5B DQ3B DQSn1B/DQ1B3A VREFB3AN0 IO DIFFIO_RX_B7p DIFFOUT_B14p AM26 Yes DQS5B DQ3B/CQn3B DQS1B/CQ1B3A VREFB3AN0 IO DIFFOUT_B15n AP26 Yes DQ5B DQ3B DQ1B3A VREFB3AN0 IO DIFFOUT_B15p AL25 Yes DQ5B DQ3B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B8n DIFFOUT_B16n AR28 Yes DQSn6B DQSn3B/DQ3B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B8p DIFFOUT_B16p AP28 Yes DQS6B DQS3B/CQ3B DQ1B3A VREFB3AN0 IO DIFFOUT_B17n AT29 Yes DQ6B DQ3B DQ1B3A VREFB3AN0 IO DIFFOUT_B17p AU29 Yes DQ6B DQ3B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B9n DIFFOUT_B18n AU28 Yes DQ6B DQ3B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B9p DIFFOUT_B18p AT28 Yes DQ6B DQ3B DQ1B3A VREFB3AN0 IO DIFFOUT_B19n AG24 Yes DQ1B3A VREFB3AN0 IO DIFFOUT_B19p AH24 Yes DQ1B3A VREFB3AN0 IO DIFFIO_RX_B10n DIFFOUT_B20n AU27 Yes DQ1B3A VREFB3AN0 IO DIFFIO_RX_B10p DIFFOUT_B20p AT27 Yes DQ1B3B VREFB3BN0 IO DIFFOUT_B25n AM25 Yes DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B25p AN25 Yes DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B13n DIFFOUT_B26n AP24 Yes DQSn9B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B13p DIFFOUT_B26p AN24 Yes DQS9B DQ9B/CQn9B DQ9B3B VREFB3BN0 IO DIFFOUT_B27n AP25 Yes DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B27p AR25 Yes DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B14n DIFFOUT_B28n AU26 Yes DQSn10B DQSn9B/DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B14p DIFFOUT_B28p AT26 Yes DQS10B DQS9B/CQ9B DQ9B/CQn9B3B VREFB3BN0 IO DIFFOUT_B29n AT25 Yes DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B29p AU25 Yes DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B15n DIFFOUT_B30n AW26 Yes DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B15p DIFFOUT_B30p AV26 Yes DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B31n AH22 Yes DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B31p AE23 Yes DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B16n DIFFOUT_B32n AG22 Yes DQSn11B DQ10B DQSn9B/DQ9B3B VREFB3BN0 IO DIFFIO_RX_B16p DIFFOUT_B32p AF22 Yes DQS11B DQ10B/CQn10B DQS9B/CQ9B3B VREFB3BN0 IO DIFFOUT_B33n AE22 Yes DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B33p AF23 Yes DQ11B DQ10B DQ9B

Page 24: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 24 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

3B VREFB3BN0 IO DIFFIO_RX_B17n DIFFOUT_B34n AL23 Yes DQSn12B DQSn10B/DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B17p DIFFOUT_B34p AK23 Yes DQS12B DQS10B/CQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B35n AK24 Yes DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B35p AJ22 Yes DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B18n DIFFOUT_B36n AJ23 Yes DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B18p DIFFOUT_B36p AH23 Yes DQ12B DQ10B DQ9B3C VREFB3CN0 IO DIFFOUT_B49n AN23 Yes DQ17B DQ17B3C VREFB3CN0 IO DIFFOUT_B49p AM23 Yes DQ17B DQ17B3C VREFB3CN0 IO RDN3C DIFFIO_RX_B25n DIFFOUT_B50n AN22 Yes DQSn17B DQ17B3C VREFB3CN0 IO RUP3C DIFFIO_RX_B25p DIFFOUT_B50p AM22 Yes DQS17B DQ17B/CQn17B3C VREFB3CN0 IO DIFFOUT_B51n AL21 Yes DQ17B DQ17B3C VREFB3CN0 IO DIFFOUT_B51p AL22 Yes DQ17B DQ17B3C VREFB3CN0 IO DIFFIO_RX_B26n DIFFOUT_B52n AU24 Yes DQSn18B DQSn17B/DQ17B3C VREFB3CN0 IO DIFFIO_RX_B26p DIFFOUT_B52p AT24 Yes DQS18B DQS17B/CQ17B3C VREFB3CN0 IO DIFFOUT_B53n AR23 Yes DQ18B DQ17B3C VREFB3CN0 IO DIFFOUT_B53p AP23 Yes DQ18B DQ17B3C VREFB3CN0 IO DIFFIO_RX_B27n DIFFOUT_B54n AU23 Yes DQ18B DQ17B3C VREFB3CN0 IO DIFFIO_RX_B27p DIFFOUT_B54p AT23 Yes DQ18B DQ17B3C VREFB3CN0 IO DIFFOUT_B55n AG20 Yes DQ19B3C VREFB3CN0 IO DIFFOUT_B55p AD21 Yes DQ19B3C VREFB3CN0 IO DIFFIO_RX_B28n DIFFOUT_B56n AF20 Yes DQSn19B3C VREFB3CN0 IO DIFFIO_RX_B28p DIFFOUT_B56p AE20 Yes DQS19B3C VREFB3CN0 IO DIFFOUT_B57n AE21 Yes DQ19B3C VREFB3CN0 IO DIFFOUT_B57p AG21 Yes DQ19B3C VREFB3CN0 IO DIFFIO_RX_B29n DIFFOUT_B58n AW25 Yes3C VREFB3CN0 IO DIFFIO_RX_B29p DIFFOUT_B58p AV25 Yes3C VREFB3CN0 IO PLL_B1_CLKOUT4 DIFFOUT_B59n AJ20 No3C VREFB3CN0 IO PLL_B1_CLKOUT3 DIFFOUT_B59p AH20 No3C VREFB3CN0 IO DIFFIO_RX_B30n DIFFOUT_B60n AW23 No3C VREFB3CN0 IO DIFFIO_RX_B30p DIFFOUT_B60p AV23 No3C VREFB3CN0 IO PLL_B1_CLKOUT0n DIFFOUT_B61n AP21 No3C VREFB3CN0 IO PLL_B1_CLKOUT0p DIFFOUT_B61p AN21 No3C VREFB3CN0 IO PLL_B1_FBn/CLKOUT2 DIFFIO_RX_B31n DIFFOUT_B62n AU22 No3C VREFB3CN0 IO PLL_B1_FBp/CLKOUT1 DIFFIO_RX_B31p DIFFOUT_B62p AT22 No3C VREFB3CN0 IO CLK5n DIFFOUT_B63n AW22 No3C VREFB3CN0 IO CLK5p DIFFOUT_B63p AV22 No3C VREFB3CN0 IO CLK4n DIFFIO_RX_B32n DIFFOUT_B64n AT21 No3C VREFB3CN0 IO CLK4p DIFFIO_RX_B32p DIFFOUT_B64p AR22 No4C VREFB4CN0 IO CLK6p DIFFIO_RX_B33p DIFFOUT_B65p AW20 No4C VREFB4CN0 IO CLK6n DIFFIO_RX_B33n DIFFOUT_B65n AW21 No4C VREFB4CN0 IO CLK7p DIFFOUT_B66p AV19 No4C VREFB4CN0 IO CLK7n DIFFOUT_B66n AW19 No4C VREFB4CN0 IO PLL_B2_FBp/CLKOUT1 DIFFIO_RX_B34p DIFFOUT_B67p AR20 No4C VREFB4CN0 IO PLL_B2_FBn/CLKOUT2 DIFFIO_RX_B34n DIFFOUT_B67n AT20 No4C VREFB4CN0 IO PLL_B2_CLKOUT0p DIFFOUT_B68p AN20 No4C VREFB4CN0 IO PLL_B2_CLKOUT0n DIFFOUT_B68n AP20 No4C VREFB4CN0 IO DIFFIO_RX_B35p DIFFOUT_B69p AU20 No4C VREFB4CN0 IO DIFFIO_RX_B35n DIFFOUT_B69n AV20 No4C VREFB4CN0 IO PLL_B2_CLKOUT3 DIFFOUT_B70p AH18 No4C VREFB4CN0 IO PLL_B2_CLKOUT4 DIFFOUT_B70n AH19 No4C VREFB4CN0 IO DIFFIO_RX_B36p DIFFOUT_B71p AT19 Yes4C VREFB4CN0 IO DIFFIO_RX_B36n DIFFOUT_B71n AU19 Yes4C VREFB4CN0 IO DIFFOUT_B72p AD19 Yes DQ20B4C VREFB4CN0 IO DIFFOUT_B72n AG19 Yes DQ20B4C VREFB4CN0 IO DIFFIO_RX_B37p DIFFOUT_B73p AE19 Yes DQS20B4C VREFB4CN0 IO DIFFIO_RX_B37n DIFFOUT_B73n AF19 Yes DQSn20B4C VREFB4CN0 IO DIFFOUT_B74p AG18 Yes DQ20B4C VREFB4CN0 IO DIFFOUT_B74n AE18 Yes DQ20B4C VREFB4CN0 IO DIFFIO_RX_B38p DIFFOUT_B75p AT18 Yes DQ21B DQ22B4C VREFB4CN0 IO DIFFIO_RX_B38n DIFFOUT_B75n AU18 Yes DQ21B DQ22B4C VREFB4CN0 IO DIFFOUT_B76p AT17 Yes DQ21B DQ22B4C VREFB4CN0 IO DIFFOUT_B76n AW18 Yes DQ21B DQ22B

Page 25: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 25 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

4C VREFB4CN0 IO DIFFIO_RX_B39p DIFFOUT_B77p AU17 Yes DQS21B DQS22B/CQ22B4C VREFB4CN0 IO DIFFIO_RX_B39n DIFFOUT_B77n AV17 Yes DQSn21B DQSn22B/DQ22B4C VREFB4CN0 IO DIFFOUT_B78p AN19 Yes DQ22B DQ22B4C VREFB4CN0 IO DIFFOUT_B78n AM19 Yes DQ22B DQ22B4C VREFB4CN0 IO DIFFIO_RX_B40p DIFFOUT_B79p AN18 Yes DQS22B DQ22B/CQn22B4C VREFB4CN0 IO DIFFIO_RX_B40n DIFFOUT_B79n AP18 Yes DQSn22B DQ22B4C VREFB4CN0 IO DIFFOUT_B80p AR19 Yes DQ22B DQ22B4C VREFB4CN0 IO DIFFOUT_B80n AP19 Yes DQ22B DQ22B4B VREFB4BN0 IO DIFFIO_RX_B47p DIFFOUT_B93p AK17 Yes DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B47n DIFFOUT_B93n AL17 Yes DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B94p AJ16 Yes DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B94n AM17 Yes DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B48p DIFFOUT_B95p AK16 Yes DQS27B DQS29B/CQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B48n DIFFOUT_B95n AL16 Yes DQSn27B DQSn29B/DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B96p AH17 Yes DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B96n AE17 Yes DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B49p DIFFOUT_B97p AF17 Yes DQS28B DQ29B/CQn29B DQS30B/CQ30B4B VREFB4BN0 IO DIFFIO_RX_B49n DIFFOUT_B97n AG17 Yes DQSn28B DQ29B DQSn30B/DQ30B4B VREFB4BN0 IO DIFFOUT_B98p AH16 Yes DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B98n AG16 Yes DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B50p DIFFOUT_B99p AP17 Yes DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B50n DIFFOUT_B99n AR17 Yes DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B100p AN16 Yes DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B100n AN17 Yes DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B51p DIFFOUT_B101p AP16 Yes DQS29B DQS30B/CQ30B DQ30B/CQn30B4B VREFB4BN0 IO DIFFIO_RX_B51n DIFFOUT_B101n AR16 Yes DQSn29B DQSn30B/DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B102p AW16 Yes DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B102n AT16 Yes DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B52p DIFFOUT_B103p AU16 Yes DQS30B DQ30B/CQn30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B52n DIFFOUT_B103n AV16 Yes DQSn30B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B104p AU15 Yes DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B104n AT15 Yes DQ30B DQ30B DQ30B4A VREFB4AN0 IO DIFFIO_RX_B55p DIFFOUT_B109p AN15 Yes DQ38B4A VREFB4AN0 IO DIFFIO_RX_B55n DIFFOUT_B109n AP15 Yes DQ38B4A VREFB4AN0 IO DIFFOUT_B110p AE16 Yes DQ38B4A VREFB4AN0 IO DIFFOUT_B110n AF16 Yes DQ38B4A VREFB4AN0 IO DIFFIO_RX_B56p DIFFOUT_B111p AV14 Yes DQ33B DQ36B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B56n DIFFOUT_B111n AW14 Yes DQ33B DQ36B DQ38B4A VREFB4AN0 IO DIFFOUT_B112p AT14 Yes DQ33B DQ36B DQ38B4A VREFB4AN0 IO DIFFOUT_B112n AU14 Yes DQ33B DQ36B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B57p DIFFOUT_B113p AV13 Yes DQS33B DQS36B/CQ36B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B57n DIFFOUT_B113n AW13 Yes DQSn33B DQSn36B/DQ36B DQ38B4A VREFB4AN0 IO DIFFOUT_B114p AW12 Yes DQ34B DQ36B DQ38B4A VREFB4AN0 IO DIFFOUT_B114n AW11 Yes DQ34B DQ36B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B58p DIFFOUT_B115p AU11 Yes DQS34B DQ36B/CQn36B DQS38B/CQ38B4A VREFB4AN0 IO DIFFIO_RX_B58n DIFFOUT_B115n AV11 Yes DQSn34B DQ36B DQSn38B/DQ38B4A VREFB4AN0 IO DIFFOUT_B116p AT12 Yes DQ34B DQ36B DQ38B4A VREFB4AN0 IO DIFFOUT_B116n AU12 Yes DQ34B DQ36B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B59p DIFFOUT_B117p AP14 Yes DQ35B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B59n DIFFOUT_B117n AR14 Yes DQ35B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B118p AP13 Yes DQ35B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B118n AN14 Yes DQ35B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B60p DIFFOUT_B119p AR13 Yes DQS35B DQS37B/CQ37B DQ38B DQ38B/CQn38B4A VREFB4AN0 IO DIFFIO_RX_B60n DIFFOUT_B119n AT13 Yes DQSn35B DQSn37B/DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B120p AN13 Yes DQ36B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B120n AL15 Yes DQ36B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B61p DIFFOUT_B121p AL13 Yes DQS36B DQ37B/CQn37B DQS38B/CQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B61n DIFFOUT_B121n AM13 Yes DQSn36B DQ37B DQSn38B/DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B122p AL14 Yes DQ36B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B122n AM14 Yes DQ36B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B62p DIFFOUT_B123p AJ13 Yes DQ37B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B62n DIFFOUT_B123n AK13 Yes DQ37B DQ38B DQ38B DQ38B

Page 26: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 26 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

4A VREFB4AN0 IO DIFFOUT_B124p AH13 Yes DQ37B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B124n AK14 Yes DQ37B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B63p DIFFOUT_B125p AH14 Yes DQS37B DQS38B/CQ38B DQ38B/CQn38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B63n DIFFOUT_B125n AJ14 Yes DQSn37B DQSn38B/DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B126p AG14 Yes DQ38B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B126n AG15 Yes DQ38B DQ38B DQ38B DQ38B4A VREFB4AN0 IO RUP4A DIFFIO_RX_B64p DIFFOUT_B127p AE14 Yes DQS38B DQ38B/CQn38B DQ38B DQ38B4A VREFB4AN0 IO RDN4A DIFFIO_RX_B64n DIFFOUT_B127n AF14 Yes DQSn38B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B128p AD15 Yes DQ38B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B128n AE15 Yes DQ38B DQ38B DQ38B DQ38B

nIO_PULLUP nIO_PULLUP AM11 NonCEO nCEO AT11 NoDCLK DCLK AR11 NonCSO nCSO AP11 NoASDO ASDO AN11 No

5A VREFB5AN0 IO PLL_R4_CLKOUT0n DIFFIO_TX_R1n DIFFOUT_R1n AM10 Yes5A VREFB5AN0 IO PLL_R4_FB_CLKOUT0p DIFFIO_TX_R1p DIFFOUT_R1p AL10 Yes5A VREFB5AN0 IO RDN5A DIFFIO_RX_R1n DIFFOUT_R2n AW7 Yes5A VREFB5AN0 IO RUP5A DIFFIO_RX_R1p DIFFOUT_R2p AV7 Yes5A VREFB5AN0 IO DIFFIO_TX_R2n DIFFOUT_R3n AP10 Yes DQ1R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R2p DIFFOUT_R3p AN10 Yes DQ1R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R2n DIFFOUT_R4n AW8 Yes DQSn1R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R2p DIFFOUT_R4p AV8 Yes DQS1R DQ1R/CQn1R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R3n DIFFOUT_R5n AJ11 Yes DQ1R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R3p DIFFOUT_R5p AH11 Yes DQ1R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R3n DIFFOUT_R6n AU10 Yes DQSn2R DQSn1R/DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R3p DIFFOUT_R6p AT10 Yes DQS2R DQS1R/CQ1R DQ1R/CQn1R5A VREFB5AN0 IO DIFFIO_TX_R4n DIFFOUT_R7n AH12 Yes DQ2R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R4p DIFFOUT_R7p AG12 Yes DQ2R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R4n DIFFOUT_R8n AW10 Yes DQ2R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R4p DIFFOUT_R8p AV10 Yes DQ2R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R5n DIFFOUT_R9n AG13 Yes DQ3R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R5p DIFFOUT_R9p AF13 Yes DQ3R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R5n DIFFOUT_R10n AU9 Yes DQSn3R DQ2R DQSn1R/DQ1R5A VREFB5AN0 IO DIFFIO_RX_R5p DIFFOUT_R10p AT9 Yes DQS3R DQ2R/CQn2R DQS1R/CQ1R5A VREFB5AN0 IO DIFFIO_TX_R6n DIFFOUT_R11n AP9 Yes DQ3R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R6p DIFFOUT_R11p AN9 Yes DQ3R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R6n DIFFOUT_R12n AU8 Yes DQSn4R DQSn2R/DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R6p DIFFOUT_R12p AT8 Yes DQS4R DQS2R/CQ2R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R7n DIFFOUT_R13n AP7 Yes DQ4R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R7p DIFFOUT_R13p AN7 Yes DQ4R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R7n DIFFOUT_R14n AR8 Yes DQ4R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R7p DIFFOUT_R14p AP8 Yes DQ4R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R8n DIFFOUT_R15n AL9 Yes DQ5R DQ3R5A VREFB5AN0 IO DIFFIO_TX_R8p DIFFOUT_R15p AK9 Yes DQ5R DQ3R5A VREFB5AN0 IO DIFFIO_RX_R8n DIFFOUT_R16n AU7 Yes DQSn5R DQ3R5A VREFB5AN0 IO DIFFIO_RX_R8p DIFFOUT_R16p AT7 Yes DQS5R DQ3R/CQn3R5A VREFB5AN0 IO DIFFIO_TX_R9n DIFFOUT_R17n AM8 Yes DQ5R DQ3R5A VREFB5AN0 IO DIFFIO_TX_R9p DIFFOUT_R17p AL8 Yes DQ5R DQ3R5A VREFB5AN0 IO DIFFIO_RX_R9n DIFFOUT_R18n AU6 Yes DQSn6R DQSn3R/DQ3R5A VREFB5AN0 IO DIFFIO_RX_R9p DIFFOUT_R18p AT6 Yes DQS6R DQS3R/CQ3R5A VREFB5AN0 IO DIFFIO_TX_R10n DIFFOUT_R19n AJ10 Yes DQ6R DQ3R5A VREFB5AN0 IO DIFFIO_TX_R10p DIFFOUT_R19p AH10 Yes DQ6R DQ3R5A VREFB5AN0 IO DIFFIO_RX_R10n DIFFOUT_R20n AW4 Yes DQ6R DQ3R5A VREFB5AN0 IO DIFFIO_RX_R10p DIFFOUT_R20p AV5 Yes DQ6R DQ3R5A VREFB5AN0 IO DIFFIO_TX_R11n DIFFOUT_R21n AE12 Yes DQ7R5A VREFB5AN0 IO DIFFIO_TX_R11p DIFFOUT_R21p AE13 Yes DQ7R5A VREFB5AN0 IO DIFFIO_RX_R11n DIFFOUT_R22n AT5 Yes DQSn7R5A VREFB5AN0 IO DIFFIO_RX_R11p DIFFOUT_R22p AR5 Yes DQS7R5A VREFB5AN0 IO DIFFIO_TX_R12n DIFFOUT_R23n AD12 Yes DQ7R5A VREFB5AN0 IO DIFFIO_TX_R12p DIFFOUT_R23p AD13 Yes DQ7R5A VREFB5AN0 IO DIFFIO_RX_R12n DIFFOUT_R24n AW5 Yes

Page 27: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 27 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

5A VREFB5AN0 IO DIFFIO_RX_R12p DIFFOUT_R24p AW6 Yes5C VREFB5CN0 IO DIFFIO_TX_R19n DIFFOUT_R37n AH8 Yes DQ12R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R19p DIFFOUT_R37p AH9 Yes DQ12R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R19n DIFFOUT_R38n AP5 Yes DQSn12R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R19p DIFFOUT_R38p AP6 Yes DQS12R DQ12R/CQn12R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R20n DIFFOUT_R39n AK7 Yes DQ12R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R20p DIFFOUT_R39p AK8 Yes DQ12R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R20n DIFFOUT_R40n AM5 Yes DQSn13R DQSn12R/DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R20p DIFFOUT_R40p AM6 Yes DQS13R DQS12R/CQ12R DQ12R/CQn12R5C VREFB5CN0 IO DIFFIO_TX_R21n DIFFOUT_R41n AE10 Yes DQ13R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R21p DIFFOUT_R41p AE11 Yes DQ13R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R21n DIFFOUT_R42n AN5 Yes DQ13R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R21p DIFFOUT_R42p AN6 Yes DQ13R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R22n DIFFOUT_R43n AF10 Yes DQ14R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R22p DIFFOUT_R43p AF11 Yes DQ14R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R22n DIFFOUT_R44n AL5 Yes DQSn14R DQ13R DQSn12R/DQ12R5C VREFB5CN0 IO DIFFIO_RX_R22p DIFFOUT_R44p AL6 Yes DQS14R DQ13R/CQn13R DQS12R/CQ12R5C VREFB5CN0 IO DIFFIO_TX_R23n DIFFOUT_R45n AG9 Yes DQ14R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R23p DIFFOUT_R45p AG10 Yes DQ14R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R23n DIFFOUT_R46n AK5 Yes DQSn15R DQSn13R/DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R23p DIFFOUT_R46p AK6 Yes DQS15R DQS13R/CQ13R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R24n DIFFOUT_R47n AD9 Yes DQ15R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R24p DIFFOUT_R47p AD10 Yes DQ15R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R24n DIFFOUT_R48n AJ5 Yes DQ15R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R24p DIFFOUT_R48p AJ6 Yes DQ15R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R25n DIFFOUT_R49n AG7 Yes DQ16R DQ14R5C VREFB5CN0 IO DIFFIO_TX_R25p DIFFOUT_R49p AG8 Yes DQ16R DQ14R5C VREFB5CN0 IO DIFFIO_RX_R25n DIFFOUT_R50n AC8 Yes DQSn16R DQ14R5C VREFB5CN0 IO DIFFIO_RX_R25p DIFFOUT_R50p AB9 Yes DQS16R DQ14R/CQn14R5C VREFB5CN0 IO DIFFIO_TX_R26n DIFFOUT_R51n AB10 Yes DQ16R DQ14R5C VREFB5CN0 IO DIFFIO_TX_R26p DIFFOUT_R51p AB11 Yes DQ16R DQ14R5C VREFB5CN0 IO DIFFIO_RX_R26n DIFFOUT_R52n AH5 Yes DQSn17R DQSn14R/DQ14R5C VREFB5CN0 IO DIFFIO_RX_R26p DIFFOUT_R52p AH6 Yes DQS17R DQS14R/CQ14R5C VREFB5CN0 IO DIFFIO_TX_R27n DIFFOUT_R53n AB12 Yes DQ17R DQ14R5C VREFB5CN0 IO DIFFIO_TX_R27p DIFFOUT_R53p AB13 Yes DQ17R DQ14R5C VREFB5CN0 IO DIFFIO_RX_R27n DIFFOUT_R54n AG5 Yes DQ17R DQ14R5C VREFB5CN0 IO DIFFIO_RX_R27p DIFFOUT_R54p AG6 Yes DQ17R DQ14R5C VREFB5CN0 IO PLL_R3_CLKOUT0n DIFFIO_TX_R28n DIFFOUT_R55n AC10 No5C VREFB5CN0 IO PLL_R3_FB_CLKOUT0p DIFFIO_TX_R28p DIFFOUT_R55p AC11 No5C VREFB5CN0 IO CLK9n DIFFIO_RX_R28n DIFFOUT_R56n AE5 No5C VREFB5CN0 IO CLK9p DIFFIO_RX_R28p DIFFOUT_R56p AF6 No5C VREFB5CN0 CLK8n CLK8n AC5 No5C VREFB5CN0 CLK8p CLK8p AC6 No6C VREFB6CN0 CLK10p CLK10p AB6 No6C VREFB6CN0 CLK10n CLK10n AA5 No6C VREFB6CN0 IO CLK11p DIFFIO_RX_R29p DIFFOUT_R57p W6 No6C VREFB6CN0 IO CLK11n DIFFIO_RX_R29n DIFFOUT_R57n W5 No6C VREFB6CN0 IO PLL_R2_FB_CLKOUT0p DIFFIO_TX_R29p DIFFOUT_R58p W12 No6C VREFB6CN0 IO PLL_R2_CLKOUT0n DIFFIO_TX_R29n DIFFOUT_R58n W11 No6C VREFB6CN0 IO DIFFIO_RX_R30p DIFFOUT_R59p W8 Yes DQ18R DQ21R6C VREFB6CN0 IO DIFFIO_RX_R30n DIFFOUT_R59n W7 Yes DQ18R DQ21R6C VREFB6CN0 IO DIFFIO_TX_R30p DIFFOUT_R60p V12 Yes DQ18R DQ21R6C VREFB6CN0 IO DIFFIO_TX_R30n DIFFOUT_R60n V11 Yes DQ18R DQ21R6C VREFB6CN0 IO DIFFIO_RX_R31p DIFFOUT_R61p V6 Yes DQS18R DQS21R/CQ21R6C VREFB6CN0 IO DIFFIO_RX_R31n DIFFOUT_R61n U5 Yes DQSn18R DQSn21R/DQ21R6C VREFB6CN0 IO DIFFIO_TX_R31p DIFFOUT_R62p U10 Yes DQ19R DQ21R6C VREFB6CN0 IO DIFFIO_TX_R31n DIFFOUT_R62n T9 Yes DQ19R DQ21R6C VREFB6CN0 IO DIFFIO_RX_R32p DIFFOUT_R63p R6 Yes DQS19R DQ21R/CQn21R6C VREFB6CN0 IO DIFFIO_RX_R32n DIFFOUT_R63n R5 Yes DQSn19R DQ21R6C VREFB6CN0 IO DIFFIO_TX_R32p DIFFOUT_R64p V10 Yes DQ19R DQ21R6C VREFB6CN0 IO DIFFIO_TX_R32n DIFFOUT_R64n V9 Yes DQ19R DQ21R6C VREFB6CN0 IO DIFFIO_RX_R33p DIFFOUT_R65p R7 Yes DQ20R DQ22R DQ23R

Page 28: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 28 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

6C VREFB6CN0 IO DIFFIO_RX_R33n DIFFOUT_R65n P6 Yes DQ20R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R33p DIFFOUT_R66p N9 Yes DQ20R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R33n DIFFOUT_R66n P8 Yes DQ20R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R34p DIFFOUT_R67p N6 Yes DQS20R DQS22R/CQ22R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R34n DIFFOUT_R67n N5 Yes DQSn20R DQSn22R/DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R34p DIFFOUT_R68p T10 Yes DQ21R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R34n DIFFOUT_R68n R10 Yes DQ21R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R35p DIFFOUT_R69p M6 Yes DQS21R DQ22R/CQn22R DQS23R/CQ23R6C VREFB6CN0 IO DIFFIO_RX_R35n DIFFOUT_R69n L5 Yes DQSn21R DQ22R DQSn23R/DQ23R6C VREFB6CN0 IO DIFFIO_TX_R35p DIFFOUT_R70p R9 Yes DQ21R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R35n DIFFOUT_R70n R8 Yes DQ21R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R36p DIFFOUT_R71p N8 Yes DQ22R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R36n DIFFOUT_R71n N7 Yes DQ22R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R36p DIFFOUT_R72p M8 Yes DQ22R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R36n DIFFOUT_R72n M7 Yes DQ22R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R37p DIFFOUT_R73p K6 Yes DQS22R DQS23R/CQ23R DQ23R/CQn23R6C VREFB6CN0 IO DIFFIO_RX_R37n DIFFOUT_R73n K5 Yes DQSn22R DQSn23R/DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R37p DIFFOUT_R74p L8 Yes DQ23R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R37n DIFFOUT_R74n L7 Yes DQ23R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R38p DIFFOUT_R75p J6 Yes DQS23R DQ23R/CQn23R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R38n DIFFOUT_R75n J5 Yes DQSn23R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R38p DIFFOUT_R76p K7 Yes DQ23R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R38n DIFFOUT_R76n J7 Yes DQ23R DQ23R DQ23R6A VREFB6AN0 IO DIFFIO_RX_R45p DIFFOUT_R89p G8 Yes6A VREFB6AN0 IO DIFFIO_RX_R45n DIFFOUT_R89n F8 Yes6A VREFB6AN0 IO DIFFIO_TX_R45p DIFFOUT_R90p T13 Yes DQ28R6A VREFB6AN0 IO DIFFIO_TX_R45n DIFFOUT_R90n T12 Yes DQ28R6A VREFB6AN0 IO DIFFIO_RX_R46p DIFFOUT_R91p F7 Yes DQS28R6A VREFB6AN0 IO DIFFIO_RX_R46n DIFFOUT_R91n E7 Yes DQSn28R6A VREFB6AN0 IO DIFFIO_TX_R46p DIFFOUT_R92p H7 Yes DQ28R6A VREFB6AN0 IO DIFFIO_TX_R46n DIFFOUT_R92n G7 Yes DQ28R6A VREFB6AN0 IO DIFFIO_RX_R47p DIFFOUT_R93p G5 Yes DQ29R DQ32R6A VREFB6AN0 IO DIFFIO_RX_R47n DIFFOUT_R93n F5 Yes DQ29R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R47p DIFFOUT_R94p R13 Yes DQ29R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R47n DIFFOUT_R94n P13 Yes DQ29R DQ32R6A VREFB6AN0 IO DIFFIO_RX_R48p DIFFOUT_R95p G6 Yes DQS29R DQS32R/CQ32R6A VREFB6AN0 IO DIFFIO_RX_R48n DIFFOUT_R95n F6 Yes DQSn29R DQSn32R/DQ32R6A VREFB6AN0 IO DIFFIO_TX_R48p DIFFOUT_R96p R12 Yes DQ30R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R48n DIFFOUT_R96n R11 Yes DQ30R DQ32R6A VREFB6AN0 IO DIFFIO_RX_R49p DIFFOUT_R97p G9 Yes DQS30R DQ32R/CQn32R6A VREFB6AN0 IO DIFFIO_RX_R49n DIFFOUT_R97n F9 Yes DQSn30R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R49p DIFFOUT_R98p N11 Yes DQ30R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R49n DIFFOUT_R98n N10 Yes DQ30R DQ32R6A VREFB6AN0 IO DIFFIO_RX_R50p DIFFOUT_R99p F10 Yes DQ31R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R50n DIFFOUT_R99n E10 Yes DQ31R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R50p DIFFOUT_R100p M10 Yes DQ31R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R50n DIFFOUT_R100n L10 Yes DQ31R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R51p DIFFOUT_R101p D7 Yes DQS31R DQS33R/CQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R51n DIFFOUT_R101n C7 Yes DQSn31R DQSn33R/DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R51p DIFFOUT_R102p K9 Yes DQ32R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R51n DIFFOUT_R102n J9 Yes DQ32R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R52p DIFFOUT_R103p D8 Yes DQS32R DQ33R/CQn33R DQS34R/CQ34R6A VREFB6AN0 IO DIFFIO_RX_R52n DIFFOUT_R103n C8 Yes DQSn32R DQ33R DQSn34R/DQ34R6A VREFB6AN0 IO DIFFIO_TX_R52p DIFFOUT_R104p K8 Yes DQ32R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R52n DIFFOUT_R104n J8 Yes DQ32R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R53p DIFFOUT_R105p D9 Yes DQ33R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R53n DIFFOUT_R105n C9 Yes DQ33R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R53p DIFFOUT_R106p M11 Yes DQ33R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R53n DIFFOUT_R106n L11 Yes DQ33R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R54p DIFFOUT_R107p D5 Yes DQS33R DQS34R/CQ34R DQ34R/CQn34R6A VREFB6AN0 IO DIFFIO_RX_R54n DIFFOUT_R107n C5 Yes DQSn33R DQSn34R/DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R54p DIFFOUT_R108p N12 Yes DQ34R DQ34R DQ34R

Page 29: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 29 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

6A VREFB6AN0 IO DIFFIO_TX_R54n DIFFOUT_R108n M12 Yes DQ34R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R55p DIFFOUT_R109p D10 Yes DQS34R DQ34R/CQn34R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R55n DIFFOUT_R109n C10 Yes DQSn34R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R55p DIFFOUT_R110p K10 Yes DQ34R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R55n DIFFOUT_R110n J10 Yes DQ34R DQ34R DQ34R6A VREFB6AN0 IO RUP6A DIFFIO_RX_R56p DIFFOUT_R111p D6 Yes6A VREFB6AN0 IO RDN6A DIFFIO_RX_R56n DIFFOUT_R111n C6 Yes6A VREFB6AN0 IO PLL_R1_FB_CLKOUT0p DIFFIO_TX_R56p DIFFOUT_R112p H10 Yes6A VREFB6AN0 IO PLL_R1_CLKOUT0n DIFFIO_TX_R56n DIFFOUT_R112n G10 Yes

MSEL2 MSEL2 A8 NoMSEL1 MSEL1 H11 NoMSEL0 MSEL0 J11 No

7A VREFB7AN0 IO DIFFOUT_T1n M13 Yes DQ1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T1p N13 Yes DQ1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO RDN7A DIFFIO_RX_T1n DIFFOUT_T2n N14 Yes DQSn1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO RUP7A DIFFIO_RX_T1p DIFFOUT_T2p P14 Yes DQS1T DQ1T/CQn1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T3n N15 Yes DQ1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T3p R14 Yes DQ1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T2n DIFFOUT_T4n K13 Yes DQSn2T DQSn1T/DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T2p DIFFOUT_T4p L13 Yes DQS2T DQS1T/CQ1T DQ1T/CQn1T DQ1T7A VREFB7AN0 IO DIFFOUT_T5n K12 Yes DQ2T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T5p M14 Yes DQ2T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T3n DIFFOUT_T6n K14 Yes DQ2T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T3p DIFFOUT_T6p L14 Yes DQ2T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T7n J13 Yes DQ3T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T7p J12 Yes DQ3T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T4n DIFFOUT_T8n G13 Yes DQSn3T DQ2T DQSn1T/DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T4p DIFFOUT_T8p H13 Yes DQS3T DQ2T/CQn2T DQS1T/CQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T9n G14 Yes DQ3T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T9p H14 Yes DQ3T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T5n DIFFOUT_T10n E13 Yes DQSn4T DQSn2T/DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T5p DIFFOUT_T10p F13 Yes DQS4T DQS2T/CQ2T DQ1T DQ1T/CQn1T7A VREFB7AN0 IO DIFFOUT_T11n D13 Yes DQ4T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T11p F12 Yes DQ4T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T6n DIFFOUT_T12n E14 Yes DQ4T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T6p DIFFOUT_T12p F14 Yes DQ4T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T13n C11 Yes DQ5T DQ3T DQ1T7A VREFB7AN0 IO DIFFOUT_T13p A10 Yes DQ5T DQ3T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T7n DIFFOUT_T14n A11 Yes DQSn5T DQ3T DQSn1T/DQ1T7A VREFB7AN0 IO DIFFIO_RX_T7p DIFFOUT_T14p B11 Yes DQS5T DQ3T/CQn3T DQS1T/CQ1T7A VREFB7AN0 IO DIFFOUT_T15n B10 Yes DQ5T DQ3T DQ1T7A VREFB7AN0 IO DIFFOUT_T15p D11 Yes DQ5T DQ3T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T8n DIFFOUT_T16n C14 Yes DQSn6T DQSn3T/DQ3T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T8p DIFFOUT_T16p D14 Yes DQS6T DQS3T/CQ3T DQ1T7A VREFB7AN0 IO DIFFOUT_T17n C13 Yes DQ6T DQ3T DQ1T7A VREFB7AN0 IO DIFFOUT_T17p C12 Yes DQ6T DQ3T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T9n DIFFOUT_T18n A13 Yes DQ6T DQ3T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T9p DIFFOUT_T18p B13 Yes DQ6T DQ3T DQ1T7A VREFB7AN0 IO DIFFOUT_T19n J15 Yes DQ1T7A VREFB7AN0 IO DIFFOUT_T19p K15 Yes DQ1T7A VREFB7AN0 IO DIFFIO_RX_T10n DIFFOUT_T20n A14 Yes DQ1T7A VREFB7AN0 IO DIFFIO_RX_T10p DIFFOUT_T20p B14 Yes DQ1T7B VREFB7BN0 IO DIFFOUT_T25n G15 Yes DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T25p E16 Yes DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T13n DIFFOUT_T26n F16 Yes DQSn9T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T13p DIFFOUT_T26p G16 Yes DQS9T DQ9T/CQn9T DQ9T7B VREFB7BN0 IO DIFFOUT_T27n G17 Yes DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T27p F15 Yes DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T14n DIFFOUT_T28n C15 Yes DQSn10T DQSn9T/DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T14p DIFFOUT_T28p D15 Yes DQS10T DQS9T/CQ9T DQ9T/CQn9T7B VREFB7BN0 IO DIFFOUT_T29n A16 Yes DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T29p D16 Yes DQ10T DQ9T DQ9T

Page 30: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 30 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

7B VREFB7BN0 IO DIFFIO_RX_T15n DIFFOUT_T30n B16 Yes DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T15p DIFFOUT_T30p C16 Yes DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T31n P16 Yes DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T31p P17 Yes DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T16n DIFFOUT_T32n M16 Yes DQSn11T DQ10T DQSn9T/DQ9T7B VREFB7BN0 IO DIFFIO_RX_T16p DIFFOUT_T32p N16 Yes DQS11T DQ10T/CQn10T DQS9T/CQ9T7B VREFB7BN0 IO DIFFOUT_T33n N17 Yes DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T33p M17 Yes DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T17n DIFFOUT_T34n J16 Yes DQSn12T DQSn10T/DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T17p DIFFOUT_T34p K16 Yes DQS12T DQS10T/CQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T35n K17 Yes DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T35p L16 Yes DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T18n DIFFOUT_T36n H17 Yes DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T18p DIFFOUT_T36p J17 Yes DQ12T DQ10T DQ9T7C VREFB7CN0 IO DIFFOUT_T49n C17 Yes DQ17T DQ17T7C VREFB7CN0 IO DIFFOUT_T49p F17 Yes DQ17T DQ17T7C VREFB7CN0 IO DIFFIO_RX_T25n DIFFOUT_T50n D17 Yes DQSn17T DQ17T7C VREFB7CN0 IO DIFFIO_RX_T25p DIFFOUT_T50p E17 Yes DQS17T DQ17T/CQn17T7C VREFB7CN0 IO DIFFOUT_T51n C18 Yes DQ17T DQ17T7C VREFB7CN0 IO DIFFOUT_T51p D18 Yes DQ17T DQ17T7C VREFB7CN0 IO DIFFIO_RX_T26n DIFFOUT_T52n F18 Yes DQSn18T DQSn17T/DQ17T7C VREFB7CN0 IO DIFFIO_RX_T26p DIFFOUT_T52p G18 Yes DQS18T DQS17T/CQ17T7C VREFB7CN0 IO DIFFOUT_T53n G20 Yes DQ18T DQ17T7C VREFB7CN0 IO DIFFOUT_T53p F20 Yes DQ18T DQ17T7C VREFB7CN0 IO DIFFIO_RX_T27n DIFFOUT_T54n F19 Yes DQ18T DQ17T7C VREFB7CN0 IO DIFFIO_RX_T27p DIFFOUT_T54p G19 Yes DQ18T DQ17T7C VREFB7CN0 IO DIFFOUT_T55n R18 Yes DQ19T7C VREFB7CN0 IO DIFFOUT_T55p J18 Yes DQ19T7C VREFB7CN0 IO DIFFIO_RX_T28n DIFFOUT_T56n A17 Yes DQSn19T7C VREFB7CN0 IO DIFFIO_RX_T28p DIFFOUT_T56p B17 Yes DQS19T7C VREFB7CN0 IO DIFFOUT_T57n H19 Yes DQ19T7C VREFB7CN0 IO DIFFOUT_T57p P18 Yes DQ19T7C VREFB7CN0 IO DIFFIO_RX_T29n DIFFOUT_T58n A18 Yes7C VREFB7CN0 IO DIFFIO_RX_T29p DIFFOUT_T58p B19 Yes7C VREFB7CN0 IO PLL_T2_CLKOUT4 DIFFOUT_T59n M19 No7C VREFB7CN0 IO PLL_T2_CLKOUT3 DIFFOUT_T59p L19 No7C VREFB7CN0 IO DIFFIO_RX_T30n DIFFOUT_T60n C19 No7C VREFB7CN0 IO DIFFIO_RX_T30p DIFFOUT_T60p D19 No7C VREFB7CN0 IO PLL_T2_CLKOUT0n DIFFOUT_T61n N19 No7C VREFB7CN0 IO PLL_T2_CLKOUT0p DIFFOUT_T61p P19 No7C VREFB7CN0 IO PLL_T2_FBn/CLKOUT2 DIFFIO_RX_T31n DIFFOUT_T62n C20 No7C VREFB7CN0 IO PLL_T2_FBp/CLKOUT1 DIFFIO_RX_T31p DIFFOUT_T62p D20 No7C VREFB7CN0 IO CLK13n DIFFOUT_T63n A19 No7C VREFB7CN0 IO CLK13p DIFFOUT_T63p B20 No7C VREFB7CN0 IO CLK12n DIFFIO_RX_T32n DIFFOUT_T64n A20 No7C VREFB7CN0 IO CLK12p DIFFIO_RX_T32p DIFFOUT_T64p A21 No8C VREFB8CN0 IO CLK14p DIFFIO_RX_T33p DIFFOUT_T65p B22 No8C VREFB8CN0 IO CLK14n DIFFIO_RX_T33n DIFFOUT_T65n A22 No8C VREFB8CN0 IO CLK15p DIFFOUT_T66p B23 No8C VREFB8CN0 IO CLK15n DIFFOUT_T66n A23 No8C VREFB8CN0 IO PLL_T1_FBp/CLKOUT1 DIFFIO_RX_T34p DIFFOUT_T67p G21 No8C VREFB8CN0 IO PLL_T1_FBn/CLKOUT2 DIFFIO_RX_T34n DIFFOUT_T67n F21 No8C VREFB8CN0 IO PLL_T1_CLKOUT0p DIFFOUT_T68p M20 No8C VREFB8CN0 IO PLL_T1_CLKOUT0n DIFFOUT_T68n L20 No8C VREFB8CN0 IO DIFFIO_RX_T35p DIFFOUT_T69p D21 No8C VREFB8CN0 IO DIFFIO_RX_T35n DIFFOUT_T69n C22 No8C VREFB8CN0 IO PLL_T1_CLKOUT3 DIFFOUT_T70p N20 No8C VREFB8CN0 IO PLL_T1_CLKOUT4 DIFFOUT_T70n P20 No8C VREFB8CN0 IO DIFFIO_RX_T36p DIFFOUT_T71p A25 Yes8C VREFB8CN0 IO DIFFIO_RX_T36n DIFFOUT_T71n A24 Yes8C VREFB8CN0 IO DIFFOUT_T72p M21 Yes DQ20T8C VREFB8CN0 IO DIFFOUT_T72n R20 Yes DQ20T

Page 31: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 31 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

8C VREFB8CN0 IO DIFFIO_RX_T37p DIFFOUT_T73p D24 Yes DQS20T8C VREFB8CN0 IO DIFFIO_RX_T37n DIFFOUT_T73n C24 Yes DQSn20T8C VREFB8CN0 IO DIFFOUT_T74p N21 Yes DQ20T8C VREFB8CN0 IO DIFFOUT_T74n M22 Yes DQ20T8C VREFB8CN0 IO DIFFIO_RX_T38p DIFFOUT_T75p J22 Yes DQ21T DQ22T8C VREFB8CN0 IO DIFFIO_RX_T38n DIFFOUT_T75n H22 Yes DQ21T DQ22T8C VREFB8CN0 IO DIFFOUT_T76p G22 Yes DQ21T DQ22T8C VREFB8CN0 IO DIFFOUT_T76n K22 Yes DQ21T DQ22T8C VREFB8CN0 IO DIFFIO_RX_T39p DIFFOUT_T77p J23 Yes DQS21T DQS22T/CQ22T8C VREFB8CN0 IO DIFFIO_RX_T39n DIFFOUT_T77n H23 Yes DQSn21T DQSn22T/DQ22T8C VREFB8CN0 IO DIFFOUT_T78p E22 Yes DQ22T DQ22T8C VREFB8CN0 IO DIFFOUT_T78n D22 Yes DQ22T DQ22T8C VREFB8CN0 IO RUP8C DIFFIO_RX_T40p DIFFOUT_T79p E23 Yes DQS22T DQ22T/CQn22T8C VREFB8CN0 IO RDN8C DIFFIO_RX_T40n DIFFOUT_T79n D23 Yes DQSn22T DQ22T8C VREFB8CN0 IO DIFFOUT_T80p G23 Yes DQ22T DQ22T8C VREFB8CN0 IO DIFFOUT_T80n F23 Yes DQ22T DQ22T8B VREFB8BN0 IO DIFFIO_RX_T47p DIFFOUT_T93p K24 Yes DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T47n DIFFOUT_T93n J24 Yes DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T94p M24 Yes DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T94n J25 Yes DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T48p DIFFOUT_T95p L23 Yes DQS27T DQS29T/CQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T48n DIFFOUT_T95n K23 Yes DQSn27T DQSn29T/DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T96p N22 Yes DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T96n M23 Yes DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T49p DIFFOUT_T97p P23 Yes DQS28T DQ29T/CQn29T DQS30T/CQ30T8B VREFB8BN0 IO DIFFIO_RX_T49n DIFFOUT_T97n N23 Yes DQSn28T DQ29T DQSn30T/DQ30T8B VREFB8BN0 IO DIFFOUT_T98p R22 Yes DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T98n P22 Yes DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T50p DIFFOUT_T99p G24 Yes DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T50n DIFFOUT_T99n F24 Yes DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T100p G25 Yes DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T100n D25 Yes DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T51p DIFFOUT_T101p F25 Yes DQS29T DQS30T/CQ30T DQ30T/CQn30T8B VREFB8BN0 IO DIFFIO_RX_T51n DIFFOUT_T101n E25 Yes DQSn29T DQSn30T/DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T102p C25 Yes DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T102n B25 Yes DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T52p DIFFOUT_T103p C26 Yes DQS30T DQ30T/CQn30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T52n DIFFOUT_T103n B26 Yes DQSn30T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T104p A26 Yes DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T104n D26 Yes DQ30T DQ30T DQ30T8A VREFB8AN0 IO DIFFIO_RX_T55p DIFFOUT_T109p G26 Yes DQ38T8A VREFB8AN0 IO DIFFIO_RX_T55n DIFFOUT_T109n F26 Yes DQ38T8A VREFB8AN0 IO DIFFOUT_T110p P24 Yes DQ38T8A VREFB8AN0 IO DIFFOUT_T110n R24 Yes DQ38T8A VREFB8AN0 IO DIFFIO_RX_T56p DIFFOUT_T111p A28 Yes DQ33T DQ36T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T56n DIFFOUT_T111n A27 Yes DQ33T DQ36T DQ38T8A VREFB8AN0 IO DIFFOUT_T112p C27 Yes DQ33T DQ36T DQ38T8A VREFB8AN0 IO DIFFOUT_T112n D27 Yes DQ33T DQ36T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T57p DIFFOUT_T113p C28 Yes DQS33T DQS36T/CQ36T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T57n DIFFOUT_T113n B28 Yes DQSn33T DQSn36T/DQ36T DQ38T8A VREFB8AN0 IO DIFFOUT_T114p B31 Yes DQ34T DQ36T DQ38T8A VREFB8AN0 IO DIFFOUT_T114n A31 Yes DQ34T DQ36T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T58p DIFFOUT_T115p B29 Yes DQS34T DQ36T/CQn36T DQS38T/CQ38T8A VREFB8AN0 IO DIFFIO_RX_T58n DIFFOUT_T115n A29 Yes DQSn34T DQ36T DQSn38T/DQ38T8A VREFB8AN0 IO DIFFOUT_T116p C29 Yes DQ34T DQ36T DQ38T8A VREFB8AN0 IO DIFFOUT_T116n C30 Yes DQ34T DQ36T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T59p DIFFOUT_T117p F28 Yes DQ35T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T59n DIFFOUT_T117n E28 Yes DQ35T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T118p D28 Yes DQ35T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T118n F27 Yes DQ35T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T60p DIFFOUT_T119p E29 Yes DQS35T DQS37T/CQ37T DQ38T DQ38T/CQn38T8A VREFB8AN0 IO DIFFIO_RX_T60n DIFFOUT_T119n D29 Yes DQSn35T DQSn37T/DQ37T DQ38T DQ38T

Page 32: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 32 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

8A VREFB8AN0 IO DIFFOUT_T120p G27 Yes DQ36T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T120n H26 Yes DQ36T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T61p DIFFOUT_T121p H28 Yes DQS36T DQ37T/CQn37T DQS38T/CQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T61n DIFFOUT_T121n G28 Yes DQSn36T DQ37T DQSn38T/DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T122p J26 Yes DQ36T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T122n G29 Yes DQ36T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T62p DIFFOUT_T123p L26 Yes DQ37T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T62n DIFFOUT_T123n K26 Yes DQ37T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T124p L25 Yes DQ37T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T124n K28 Yes DQ37T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T63p DIFFOUT_T125p K27 Yes DQS37T DQS38T/CQ38T DQ38T/CQn38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T63n DIFFOUT_T125n J27 Yes DQSn37T DQSn38T/DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T126p M25 Yes DQ38T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T126n N25 Yes DQ38T DQ38T DQ38T DQ38T8A VREFB8AN0 IO RUP8A DIFFIO_RX_T64p DIFFOUT_T127p P26 Yes DQS38T DQ38T/CQn38T DQ38T DQ38T8A VREFB8AN0 IO RDN8A DIFFIO_RX_T64n DIFFOUT_T127n N26 Yes DQSn38T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T128p P25 Yes DQ38T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T128n M27 Yes DQ38T DQ38T DQ38T DQ38TQL2 GXB_TX_L11p B36 NoQL2 GXB_TX_L11n B37 NoQL2 GXB_RX_L11p C38 NoQL2 GXB_RX_L11n C39 NoQL2 GXB_TX_L10p D36 NoQL2 GXB_TX_L10n D37 NoQL2 GXB_RX_L10p E38 NoQL2 GXB_RX_L10n E39 NoQL2 GXB_CMUTX_L5p F36 NoQL2 GXB_CMUTX_L5n F37 NoQL2 REFCLK_L5p,GXB_CMURX_L5p G38 NoQL2 REFCLK_L5n,GXB_CMURX_L5n G39 NoQL2 GXB_CMUTX_L4p H36 NoQL2 GXB_CMUTX_L4n H37 NoQL2 REFCLK_L4p,GXB_CMURX_L4p J38 NoQL2 REFCLK_L4n,GXB_CMURX_L4n J39 NoQL2 GXB_TX_L9p K36 NoQL2 GXB_TX_L9n K37 NoQL2 GXB_RX_L9p L38 NoQL2 GXB_RX_L9n L39 NoQL2 GXB_TX_L8p M36 NoQL2 GXB_TX_L8n M37 NoQL2 GXB_RX_L8p N38 NoQL2 GXB_RX_L8n N39 NoQL1 GXB_TX_L7p P36 NoQL1 GXB_TX_L7n P37 NoQL1 GXB_RX_L7p R38 NoQL1 GXB_RX_L7n R39 NoQL1 GXB_TX_L6p T36 NoQL1 GXB_TX_L6n T37 NoQL1 GXB_RX_L6p U38 NoQL1 GXB_RX_L6n U39 NoQL1 GXB_CMUTX_L3p V36 NoQL1 GXB_CMUTX_L3n V37 NoQL1 REFCLK_L3p,GXB_CMURX_L3p W38 NoQL1 REFCLK_L3n,GXB_CMURX_L3n W39 NoQL1 GXB_CMUTX_L2p Y36 NoQL1 GXB_CMUTX_L2n Y37 NoQL1 REFCLK_L2p,GXB_CMURX_L2p AA38 NoQL1 REFCLK_L2n,GXB_CMURX_L2n AA39 NoQL1 GXB_TX_L5p AB36 NoQL1 GXB_TX_L5n AB37 NoQL1 GXB_RX_L5p AC38 NoQL1 GXB_RX_L5n AC39 No

Page 33: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 33 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

QL1 GXB_TX_L4p AD36 NoQL1 GXB_TX_L4n AD37 NoQL1 GXB_RX_L4p AE38 NoQL1 GXB_RX_L4n AE39 NoQL0 GXB_TX_L3p AF36 NoQL0 GXB_TX_L3n AF37 NoQL0 GXB_RX_L3p AG38 NoQL0 GXB_RX_L3n AG39 NoQL0 GXB_TX_L2p AH36 NoQL0 GXB_TX_L2n AH37 NoQL0 GXB_RX_L2p AJ38 NoQL0 GXB_RX_L2n AJ39 NoQL0 GXB_CMUTX_L1p AK36 NoQL0 GXB_CMUTX_L1n AK37 NoQL0 REFCLK_L1p,GXB_CMURX_L1p AL38 NoQL0 REFCLK_L1n,GXB_CMURX_L1n AL39 NoQL0 GXB_CMUTX_L0p AM36 NoQL0 GXB_CMUTX_L0n AM37 NoQL0 REFCLK_L0p,GXB_CMURX_L0p AN38 NoQL0 REFCLK_L0n,GXB_CMURX_L0n AN39 NoQL0 GXB_TX_L1p AP36 NoQL0 GXB_TX_L1n AP37 NoQL0 GXB_RX_L1p AR38 NoQL0 GXB_RX_L1n AR39 NoQL0 GXB_TX_L0p AT36 NoQL0 GXB_TX_L0n AT37 NoQL0 GXB_RX_L0p AU38 NoQL0 GXB_RX_L0n AU39 NoQR0 GXB_RX_R0n AU1 NoQR0 GXB_RX_R0p AU2 NoQR0 GXB_TX_R0n AT3 NoQR0 GXB_TX_R0p AT4 NoQR0 GXB_RX_R1n AR1 NoQR0 GXB_RX_R1p AR2 NoQR0 GXB_TX_R1n AP3 NoQR0 GXB_TX_R1p AP4 NoQR0 REFCLK_R0n,GXB_CMURX_R0n AN1 NoQR0 REFCLK_R0p,GXB_CMURX_R0p AN2 NoQR0 GXB_CMUTX_R0n AM3 NoQR0 GXB_CMUTX_R0p AM4 NoQR0 REFCLK_R1n,GXB_CMURX_R1n AL1 NoQR0 REFCLK_R1p,GXB_CMURX_R1p AL2 NoQR0 GXB_CMUTX_R1n AK3 NoQR0 GXB_CMUTX_R1p AK4 NoQR0 GXB_RX_R2n AJ1 NoQR0 GXB_RX_R2p AJ2 NoQR0 GXB_TX_R2n AH3 NoQR0 GXB_TX_R2p AH4 NoQR0 GXB_RX_R3n AG1 NoQR0 GXB_RX_R3p AG2 NoQR0 GXB_TX_R3n AF3 NoQR0 GXB_TX_R3p AF4 NoQR1 GXB_RX_R4n AE1 NoQR1 GXB_RX_R4p AE2 NoQR1 GXB_TX_R4n AD3 NoQR1 GXB_TX_R4p AD4 NoQR1 GXB_RX_R5n AC1 NoQR1 GXB_RX_R5p AC2 NoQR1 GXB_TX_R5n AB3 NoQR1 GXB_TX_R5p AB4 NoQR1 REFCLK_R2n,GXB_CMURX_R2n AA1 NoQR1 REFCLK_R2p,GXB_CMURX_R2p AA2 No

Page 34: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 34 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

QR1 GXB_CMUTX_R2n Y3 NoQR1 GXB_CMUTX_R2p Y4 NoQR1 REFCLK_R3n,GXB_CMURX_R3n W1 NoQR1 REFCLK_R3p,GXB_CMURX_R3p W2 NoQR1 GXB_CMUTX_R3n V3 NoQR1 GXB_CMUTX_R3p V4 NoQR1 GXB_RX_R6n U1 NoQR1 GXB_RX_R6p U2 NoQR1 GXB_TX_R6n T3 NoQR1 GXB_TX_R6p T4 NoQR1 GXB_RX_R7n R1 NoQR1 GXB_RX_R7p R2 NoQR1 GXB_TX_R7n P3 NoQR1 GXB_TX_R7p P4 NoQR2 GXB_RX_R8n N1 NoQR2 GXB_RX_R8p N2 NoQR2 GXB_TX_R8n M3 NoQR2 GXB_TX_R8p M4 NoQR2 GXB_RX_R9n L1 NoQR2 GXB_RX_R9p L2 NoQR2 GXB_TX_R9n K3 NoQR2 GXB_TX_R9p K4 NoQR2 REFCLK_R4n,GXB_CMURX_R4n J1 NoQR2 REFCLK_R4p,GXB_CMURX_R4p J2 NoQR2 GXB_CMUTX_R4n H3 NoQR2 GXB_CMUTX_R4p H4 NoQR2 REFCLK_R5n,GXB_CMURX_R5n G1 NoQR2 REFCLK_R5p,GXB_CMURX_R5p G2 NoQR2 GXB_CMUTX_R5n F3 NoQR2 GXB_CMUTX_R5p F4 NoQR2 GXB_RX_R10n E1 NoQR2 GXB_RX_R10p E2 NoQR2 GXB_TX_R10n D3 NoQR2 GXB_TX_R10p D4 NoQR2 GXB_RX_R11n C1 NoQR2 GXB_RX_R11p C2 NoQR2 GXB_TX_R11n B3 NoQR2 GXB_TX_R11p B4 No

GND AL11 NoGND Y21 NoGND AV6 NoGND AV9 NoGND AV12 NoGND AV15 NoGND AV18 NoGND AV21 NoGND AV24 NoGND AV27 NoGND AV30 NoGND AV33 NoGND AR6 NoGND AR9 NoGND AR12 NoGND AR15 NoGND AR18 NoGND AR21 NoGND AR24 NoGND AR27 NoGND AR30 NoGND AR33 NoGND AM7 NoGND AM9 No

Page 35: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 35 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND AM12 NoGND AM15 NoGND AM18 NoGND AM21 NoGND AM24 NoGND AM27 NoGND AM30 NoGND AM33 NoGND AJ7 NoGND AJ9 NoGND AJ12 NoGND AJ15 NoGND AJ18 NoGND AJ21 NoGND AJ24 NoGND AJ27 NoGND AJ30 NoGND AJ33 NoGND AF9 NoGND AF12 NoGND AF15 NoGND AF18 NoGND AF21 NoGND AF24 NoGND AF27 NoGND AF30 NoGND AD23 NoGND AC7 NoGND AC9 NoGND AC12 NoGND AC14 NoGND AC16 NoGND AC18 NoGND AC20 NoGND AC22 NoGND AC24 NoGND AC27 NoGND AC30 NoGND AC33 NoGND AB15 NoGND AB17 NoGND AB19 NoGND AB21 NoGND AB23 NoGND AB25 NoGND AA14 NoGND AA16 NoGND AA18 NoGND AA22 NoGND AA24 NoGND Y12 NoGND Y15 NoGND Y17 NoGND Y19 NoGND Y23 NoGND Y25 NoGND Y27 NoGND Y30 NoGND W10 NoGND W14 NoGND W16 NoGND W18 No

Page 36: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 36 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND W20 NoGND W22 NoGND W24 NoGND V15 NoGND V17 NoGND V19 NoGND V21 NoGND V23 NoGND V25 NoGND U9 NoGND U12 NoGND U14 NoGND U16 NoGND U18 NoGND U20 NoGND U22 NoGND U24 NoGND U26 NoGND U28 NoGND U30 NoGND T15 NoGND T17 NoGND T19 NoGND T21 NoGND T23 NoGND T25 NoGND P7 NoGND P9 NoGND P12 NoGND P15 NoGND P21 NoGND P27 NoGND P30 NoGND P33 NoGND N18 NoGND N24 NoGND L6 NoGND L9 NoGND L12 NoGND L15 NoGND L18 NoGND L21 NoGND L24 NoGND L27 NoGND L30 NoGND L33 NoGND H6 NoGND H9 NoGND H12 NoGND H15 NoGND H18 NoGND H21 NoGND H24 NoGND H27 NoGND H30 NoGND H33 NoGND E6 NoGND E9 NoGND E12 NoGND E15 NoGND E18 NoGND E21 No

Page 37: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 37 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND E24 NoGND E27 NoGND E30 NoGND E33 NoGND B9 NoGND B12 NoGND B15 NoGND B18 NoGND B21 NoGND B24 NoGND B27 NoGND B30 NoGND A38 NoGND A37 NoGND A36 NoGND A35 NoGND A33 NoGND B39 NoGND B38 NoGND B35 NoGND B34 NoGND B33 NoGND C37 NoGND C36 NoGND D39 NoGND D38 NoGND E37 NoGND E36 NoGND F39 NoGND F38 NoGND G37 NoGND G36 NoGND H39 NoGND H38 NoGND J37 NoGND J36 NoGND K39 NoGND K38 NoGND L37 NoGND L36 NoGND M39 NoGND M38 NoGND N37 NoGND N36 NoGND P39 NoGND P38 NoGND R37 NoGND R36 NoGND T39 NoGND T38 NoGND T34 NoGND T32 NoGND U37 NoGND AW37 NoGND AV37 NoGND AV38 NoGND AV39 NoGND AU36 NoGND AU37 NoGND AT38 NoGND AT39 NoGND AR36 No

Page 38: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 38 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND AR37 NoGND AP38 NoGND AP39 NoGND AN36 NoGND AN37 NoGND AM38 NoGND AM39 NoGND AL36 NoGND AL37 NoGND AK38 NoGND AK39 NoGND AJ36 NoGND AJ37 NoGND AH38 NoGND AH39 NoGND AG36 NoGND AG37 NoGND AF33 NoGND AF38 NoGND AF39 NoGND AE36 NoGND AE37 NoGND AD32 NoGND AD34 NoGND AD38 NoGND AD39 NoGND AC36 NoGND AC37 NoGND AB33 NoGND AB38 NoGND AB39 NoGND AA36 NoGND AA37 NoGND Y32 NoGND Y34 NoGND Y38 NoGND Y39 NoGND W36 NoGND W37 NoGND V33 NoGND V38 NoGND V39 NoGND U36 NoGND A7 NoGND A5 NoGND A4 NoGND A3 NoGND A2 NoGND B7 NoGND B6 NoGND B5 NoGND B2 NoGND B1 NoGND C4 NoGND C3 NoGND D2 NoGND D1 NoGND E4 NoGND E3 NoGND F2 NoGND F1 NoGND G4 No

Page 39: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 39 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND G3 NoGND H2 NoGND H1 NoGND J4 NoGND J3 NoGND K2 NoGND K1 NoGND L4 NoGND L3 NoGND M2 NoGND M1 NoGND N4 NoGND N3 NoGND P2 NoGND P1 NoGND R4 NoGND R3 NoGND T8 NoGND T6 NoGND T2 NoGND T1 NoGND U4 NoGND U3 NoGND V7 NoGND V2 NoGND V1 NoGND W4 NoGND W3 NoGND Y8 NoGND Y6 NoGND Y2 NoGND Y1 NoGND AA4 NoGND AA3 NoGND AB7 NoGND AB2 NoGND AB1 NoGND AC4 NoGND AC3 NoGND AD8 NoGND AD6 NoGND AD2 NoGND AD1 NoGND AE4 NoGND AE3 NoGND AF7 NoGND AF2 NoGND AF1 NoGND AG4 NoGND AG3 NoGND AH2 NoGND AH1 NoGND AJ4 NoGND AJ3 NoGND AW3 NoGND AV1 NoGND AV2 NoGND AV3 NoGND AU3 NoGND AU4 NoGND AT1 NoGND AT2 No

Page 40: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 40 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND AR3 NoGND AR4 NoGND AP1 NoGND AP2 NoGND AN3 NoGND AN4 NoGND AM1 NoGND AM2 NoGND AL3 NoGND AL4 NoGND AK1 NoGND AK2 NoVCC Y20 NoVCC AC15 NoVCC AC17 NoVCC AC25 NoVCC AB14 NoVCC AB16 NoVCC AB18 NoVCC AB20 NoVCC AB22 NoVCC AB24 NoVCC AA15 NoVCC AA19 NoVCC AA21 NoVCC AA25 NoVCC Y14 NoVCC Y16 NoVCC Y18 NoVCC Y22 NoVCC Y24 NoVCC W15 NoVCC W19 NoVCC W21 NoVCC W25 NoVCC V14 NoVCC V16 NoVCC V18 NoVCC V20 NoVCC V22 NoVCC V24 NoVCC V26 NoVCC U15 NoVCC U19 NoVCC U21 NoVCC U25 NoVCC T14 NoVCC T16 NoVCC T24 NoVCC T26 NoVCC T18 NoVCC AC19 NoVCC AC21 NoVCC AC23 NoVCC AA17 NoVCC AA23 NoVCC W17 NoVCC W23 NoVCC U17 NoVCC U23 NoVCC T20 NoVCC T22 No

Page 41: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 41 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

VCC AF32 NoVCC AE32 NoVCC AB32 NoVCC AA32 NoVCC V32 NoVCC U32 NoVCC AF8 NoVCC AE8 NoVCC AB8 NoVCC AA8 NoVCC V8 NoVCC U8 NoVCCPT AA27 NoVCCPT AA26 NoVCCPT AM20 NoVCCPT Y13 NoVCCPT AA12 NoVCCPT H20 NoDNU AA20 NoVCCPGM AK28 NoVCCPGM AK12 NoTEMPDIODEn E11 NoTEMPDIODEp A9 NoVCC_CLKIN3C AK21 NoVCC_CLKIN4C AK18 NoVCC_CLKIN7C K18 NoVCC_CLKIN8C K21 NoVCCBAT K11 NoVCCA_PLL_B1 AL20 NoVCCA_PLL_B2 AL19 NoVCCA_PLL_L2 Y29 NoVCCA_PLL_L3 AA29 NoVCCA_PLL_R2 Y10 NoVCCA_PLL_R3 AA10 NoVCCA_PLL_T1 J20 NoVCCA_PLL_T2 J19 NoVCCD_PLL_B1 AK20 NoVCCD_PLL_B2 AK19 NoVCCD_PLL_L2 Y28 NoVCCD_PLL_L3 AA28 NoVCCD_PLL_R2 Y11 NoVCCD_PLL_R3 AA11 NoVCCD_PLL_T1 K20 NoVCCD_PLL_T2 K19 NoVCCIO1A J31 NoVCCIO1A G32 NoVCCIO1A G34 NoVCCIO1A E35 NoVCCIO1A D32 NoVCCIO1C AA30 NoVCCIO1C T29 NoVCCIO1C N32 NoVCCIO1C K33 NoVCCIO2A AT35 NoVCCIO2A AP31 NoVCCIO2A AM32 NoVCCIO2A AJ28 NoVCCIO2A AG26 NoVCCIO2C AL33 NoVCCIO2C AH31 NoVCCIO2C AG33 NoVCCIO2C AF31 No

Page 42: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 42 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

VCCIO3A AU30 NoVCCIO3A AR29 NoVCCIO3A AL26 NoVCCIO3A AH25 NoVCCIO3B AR26 NoVCCIO3B AG23 NoVCCIO3C AW24 NoVCCIO3C AK22 NoVCCIO3C AH21 NoVCCIO4A AU13 NoVCCIO4A AP12 NoVCCIO4A AK15 NoVCCIO4A AH15 NoVCCIO4B AW15 NoVCCIO4B AJ17 NoVCCIO4C AW17 NoVCCIO4C AU21 NoVCCIO4C AJ19 NoVCCIO5A AW9 NoVCCIO5A AR7 NoVCCIO5A AR10 NoVCCIO5A AN8 NoVCCIO5A AK10 NoVCCIO5C AL7 NoVCCIO5C AJ8 NoVCCIO5C AH7 NoVCCIO5C AE9 NoVCCIO6A M9 NoVCCIO6A H8 NoVCCIO6A E5 NoVCCIO6A E8 NoVCCIO6A B8 NoVCCIO6C V13 NoVCCIO6C T11 NoVCCIO6C P10 NoVCCIO6C H5 NoVCCIO7A M15 NoVCCIO7A J14 NoVCCIO7A D12 NoVCCIO7A A12 NoVCCIO7B L17 NoVCCIO7B A15 NoVCCIO7C M18 NoVCCIO7C E19 NoVCCIO7C C21 NoVCCIO8A M26 NoVCCIO8A J28 NoVCCIO8A D30 NoVCCIO8A A30 NoVCCIO8B K25 NoVCCIO8B E26 NoVCCIO8C L22 NoVCCIO8C F22 NoVCCIO8C C23 NoVCCPD1A U27 NoVCCPD1C W27 NoVCCPD2A AB26 NoVCCPD2C Y26 NoVCCPD3A AD24 NoVCCPD3B AD22 NoVCCPD3C AD20 NoVCCPD4A AD14 No

Page 43: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 43 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

VCCPD4B AD16 NoVCCPD4C AD18 NoVCCPD5A AC13 NoVCCPD5C AA13 NoVCCPD6A U13 NoVCCPD6C W13 NoVCCPD7A R15 NoVCCPD7B R17 NoVCCPD7C R19 NoVCCPD8A R25 NoVCCPD8B R23 NoVCCPD8C R21 No

1A VREFB1AN0 VREFB1AN0 VREFB1AN0 P28 No1C VREFB1CN0 VREFB1CN0 VREFB1CN0 U29 No2A VREFB2AN0 VREFB2AN0 VREFB2AN0 AF28 No2C VREFB2CN0 VREFB2CN0 VREFB2CN0 AB29 No3A VREFB3AN0 VREFB3AN0 VREFB3AN0 AN28 No3B VREFB3BN0 VREFB3BN0 VREFB3BN0 AL24 No3C VREFB3CN0 VREFB3CN0 VREFB3CN0 AP22 No4A VREFB4AN0 VREFB4AN0 VREFB4AN0 AN12 No4B VREFB4BN0 VREFB4BN0 VREFB4BN0 AM16 No4C VREFB4CN0 VREFB4CN0 VREFB4CN0 AL18 No5A VREFB5AN0 VREFB5AN0 VREFB5AN0 AG11 No5C VREFB5CN0 VREFB5CN0 VREFB5CN0 AD11 No6A VREFB6AN0 VREFB6AN0 VREFB6AN0 P11 No6C VREFB6CN0 VREFB6CN0 VREFB6CN0 U11 No7A VREFB7AN0 VREFB7AN0 VREFB7AN0 G12 No7B VREFB7BN0 VREFB7BN0 VREFB7BN0 H16 No7C VREFB7CN0 VREFB7CN0 VREFB7CN0 E20 No8A VREFB8AN0 VREFB8AN0 VREFB8AN0 F29 No8B VREFB8BN0 VREFB8BN0 VREFB8BN0 H25 No8C VREFB8CN0 VREFB8CN0 VREFB8CN0 J21 No

NC L28 NoNC AM28 NoNC AK11 NoNC F11 NoNC AV36 NoNC AU35 NoNC AU5 NoNC AV4 NoNC AD17 NoNC R16 NoNC R26 NoVCCAUX H29 NoVCCAUX AL28 NoVCCAUX AL12 NoVCCAUX G11 NoVCCA_L M35 NoVCCA_L AF35 NoVCCA_R M5 NoVCCA_R AF5 NoVCCH_GXBL0 AE34 NoVCCH_GXBL1 AA34 NoVCCH_GXBL2 U34 NoVCCH_GXBR0 AE6 NoVCCH_GXBR1 AA6 NoVCCH_GXBR2 U6 NoVCCL_GXBL0 AD33 NoVCCL_GXBL0 AE33 NoVCCL_GXBL1 Y33 NoVCCL_GXBL1 AA33 NoVCCL_GXBL2 T33 No

Page 44: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1517 Page 44 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1517

Dynamic OCT Support

DQS for X4 for F1517

DQS for X8/X9 for F1517

DQS for X16/X18 for F1517

DQS for X32/X36 for F1517 Note(1)

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

VCCL_GXBL2 U33 NoVCCL_GXBR0 AD7 NoVCCL_GXBR0 AE7 NoVCCL_GXBR1 Y7 NoVCCL_GXBR1 AA7 NoVCCL_GXBR2 T7 NoVCCL_GXBR2 U7 NoVCCR_L T35 NoVCCR_L Y35 NoVCCR_L AD35 NoVCCR_R T5 NoVCCR_R Y5 NoVCCR_R AD5 NoVCCT_L P35 NoVCCT_L V35 NoVCCT_L AB35 NoVCCT_R P5 NoVCCT_R V5 NoVCCT_R AB5 NoVCCHIP_L W31 NoVCCHIP_L Y31 NoVCCHIP_L AA31 NoVCCHIP_R W9 NoVCCHIP_R Y9 NoVCCHIP_R AA9 NoRREF_L0 AW38 NoRREF_L1 A34 NoRREF_R0 AW2 NoRREF_R1 A6 No

Notes:1. Altera's external memory interface IPs do not support placement of the BWSn pins outside the DQS/DQ group adjacent to the x32/x36 DQS/DQ groups where the write data pins reside. When using x32/x36 DQS/DQ groups that have 40 pins, BWSn inputs are not supported. However, if you are not using Altera's memory interface IPs and you are using x32/x36 DQS/DQ groups that have 40 pins, you can place the BWSn pins in a separate ×4 DQS/DQ group adjacent to the x32/x36 DQS/DQ group where the write data pins reside.

Page 45: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 45 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

1A TDI TDI A38 No1A TMS TMS B38 No1A TRST TRST A41 No1A TCK TCK A40 No1A TDO TDO B40 No1A VREFB1AN0 PLL_L1_CLKn PLL_L1_CLKn C38 No1A VREFB1AN0 PLL_L1_CLKp PLL_L1_CLKp B37 No1A VREFB1AN0 IO PLL_L1_CLKOUT0n DIFFIO_TX_L1n DIFFOUT_L1n M32 Yes1A VREFB1AN0 IO PLL_L1_FB_CLKOUT0p DIFFIO_TX_L1p DIFFOUT_L1p M31 Yes1A VREFB1AN0 IO RDN1A DIFFIO_RX_L1n DIFFOUT_L2n D38 Yes1A VREFB1AN0 IO RUP1A DIFFIO_RX_L1p DIFFOUT_L2p C37 Yes1A VREFB1AN0 IO DIFFIO_TX_L2n DIFFOUT_L3n H35 Yes DQ1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L2p DIFFOUT_L3p J35 Yes DQ1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L2n DIFFOUT_L4n N34 Yes DQSn1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L2p DIFFOUT_L4p P34 Yes DQS1L DQ1L/CQn1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L3n DIFFOUT_L5n K35 Yes DQ1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L3p DIFFOUT_L5p L34 Yes DQ1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L3n DIFFOUT_L6n E38 Yes DQSn2L DQSn1L/DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L3p DIFFOUT_L6p E37 Yes DQS2L DQS1L/CQ1L DQ1L/CQn1L1A VREFB1AN0 IO DIFFIO_TX_L4n DIFFOUT_L7n K34 Yes DQ2L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L4p DIFFOUT_L7p K33 Yes DQ2L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L4n DIFFOUT_L8n F36 Yes DQ2L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L4p DIFFOUT_L8p G36 Yes DQ2L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L5n DIFFOUT_L9n P32 Yes DQ3L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L5p DIFFOUT_L9p R32 Yes DQ3L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L5n DIFFOUT_L10n F38 Yes DQSn3L DQ2L DQSn1L/DQ1L1A VREFB1AN0 IO DIFFIO_RX_L5p DIFFOUT_L10p F37 Yes DQS3L DQ2L/CQn2L DQS1L/CQ1L1A VREFB1AN0 IO DIFFIO_TX_L6n DIFFOUT_L11n R33 Yes DQ3L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L6p DIFFOUT_L11p T32 Yes DQ3L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L6n DIFFOUT_L12n H34 Yes DQSn4L DQSn2L/DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L6p DIFFOUT_L12p G33 Yes DQS4L DQS2L/CQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L7n DIFFOUT_L13n N31 Yes DQ4L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L7p DIFFOUT_L13p P31 Yes DQ4L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L7n DIFFOUT_L14n G35 Yes DQ4L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L7p DIFFOUT_L14p G34 Yes DQ4L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L8n DIFFOUT_L15n N33 Yes DQ5L DQ3L1A VREFB1AN0 IO DIFFIO_TX_L8p DIFFOUT_L15p N32 Yes DQ5L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L8n DIFFOUT_L16n E35 Yes DQSn5L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L8p DIFFOUT_L16p F34 Yes DQS5L DQ3L/CQn3L1A VREFB1AN0 IO DIFFIO_TX_L9n DIFFOUT_L17n R31 Yes DQ5L DQ3L1A VREFB1AN0 IO DIFFIO_TX_L9p DIFFOUT_L17p T31 Yes DQ5L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L9n DIFFOUT_L18n K36 Yes DQSn6L DQSn3L/DQ3L1A VREFB1AN0 IO DIFFIO_RX_L9p DIFFOUT_L18p L35 Yes DQS6L DQS3L/CQ3L1A VREFB1AN0 IO DIFFIO_TX_L10n DIFFOUT_L19n T29 Yes DQ6L DQ3L1A VREFB1AN0 IO DIFFIO_TX_L10p DIFFOUT_L19p T28 Yes DQ6L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L10n DIFFOUT_L20n H38 Yes DQ6L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L10p DIFFOUT_L20p H37 Yes DQ6L DQ3L1A VREFB1AN0 IO DIFFIO_TX_L11n DIFFOUT_L21n M35 Yes DQ7L1A VREFB1AN0 IO DIFFIO_TX_L11p DIFFOUT_L21p M34 Yes DQ7L1A VREFB1AN0 IO DIFFIO_RX_L11n DIFFOUT_L22n G38 Yes DQSn7L1A VREFB1AN0 IO DIFFIO_RX_L11p DIFFOUT_L22p G37 Yes DQS7L1A VREFB1AN0 IO DIFFIO_TX_L12n DIFFOUT_L23n U31 Yes DQ7L1A VREFB1AN0 IO DIFFIO_TX_L12p DIFFOUT_L23p T30 Yes DQ7L1A VREFB1AN0 IO DIFFIO_RX_L12n DIFFOUT_L24n J38 Yes1A VREFB1AN0 IO DIFFIO_RX_L12p DIFFOUT_L24p J37 Yes1C VREFB1CN0 IO DIFFIO_TX_L19n DIFFOUT_L37n R35 Yes DQ12L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L19p DIFFOUT_L37p R34 Yes DQ12L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L19n DIFFOUT_L38n K38 Yes DQSn12L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L19p DIFFOUT_L38p K37 Yes DQS12L DQ12L/CQn12L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L20n DIFFOUT_L39n V32 Yes DQ12L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L20p DIFFOUT_L39p V31 Yes DQ12L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L20n DIFFOUT_L40n L38 Yes DQSn13L DQSn12L/DQ12L DQ12L

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

Page 46: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 46 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

1C VREFB1CN0 IO DIFFIO_RX_L20p DIFFOUT_L40p L37 Yes DQS13L DQS12L/CQ12L DQ12L/CQn12L1C VREFB1CN0 IO DIFFIO_TX_L21n DIFFOUT_L41n V33 Yes DQ13L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L21p DIFFOUT_L41p U32 Yes DQ13L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L21n DIFFOUT_L42n R36 Yes DQ13L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L21p DIFFOUT_L42p P35 Yes DQ13L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L22n DIFFOUT_L43n T34 Yes DQ14L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L22p DIFFOUT_L43p T33 Yes DQ14L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L22n DIFFOUT_L44n N36 Yes DQSn14L DQ13L DQSn12L/DQ12L1C VREFB1CN0 IO DIFFIO_RX_L22p DIFFOUT_L44p N35 Yes DQS14L DQ13L/CQn13L DQS12L/CQ12L1C VREFB1CN0 IO DIFFIO_TX_L23n DIFFOUT_L45n Y31 Yes DQ14L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L23p DIFFOUT_L45p W30 Yes DQ14L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L23n DIFFOUT_L46n N38 Yes DQSn15L DQSn13L/DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L23p DIFFOUT_L46p N37 Yes DQS15L DQS13L/CQ13L DQ12L1C VREFB1CN0 IO CLKUSR DIFFIO_TX_L24n DIFFOUT_L47n V30 Yes DQ15L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L24p DIFFOUT_L47p V29 Yes DQ15L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L24n DIFFOUT_L48n M38 Yes DQ15L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L24p DIFFOUT_L48p M37 Yes DQ15L DQ13L DQ12L1C VREFB1CN0 IO DATA0 DIFFIO_TX_L25n DIFFOUT_L49n Y35 Yes DQ16L DQ14L1C VREFB1CN0 IO DATA1 DIFFIO_TX_L25p DIFFOUT_L49p W34 Yes DQ16L DQ14L1C VREFB1CN0 IO DATA2 DIFFIO_RX_L25n DIFFOUT_L50n P38 Yes DQSn16L DQ14L1C VREFB1CN0 IO DATA3 DIFFIO_RX_L25p DIFFOUT_L50p R38 Yes DQS16L DQ14L/CQn14L1C VREFB1CN0 IO DATA4 DIFFIO_TX_L26n DIFFOUT_L51n W29 Yes DQ16L DQ14L1C VREFB1CN0 IO DATA5 DIFFIO_TX_L26p DIFFOUT_L51p Y29 Yes DQ16L DQ14L1C VREFB1CN0 IO DATA6 DIFFIO_RX_L26n DIFFOUT_L52n R37 Yes DQSn17L DQSn14L/DQ14L1C VREFB1CN0 IO DATA7 DIFFIO_RX_L26p DIFFOUT_L52p T37 Yes DQS17L DQS14L/CQ14L1C VREFB1CN0 IO INIT_DONE DIFFIO_TX_L27n DIFFOUT_L53n W32 Yes DQ17L DQ14L1C VREFB1CN0 IO CRC_ERROR DIFFIO_TX_L27p DIFFOUT_L53p Y32 Yes DQ17L DQ14L1C VREFB1CN0 IO DEV_OE DIFFIO_RX_L27n DIFFOUT_L54n U35 Yes DQ17L DQ14L1C VREFB1CN0 IO DEV_CLRn DIFFIO_RX_L27p DIFFOUT_L54p V35 Yes DQ17L DQ14L1C VREFB1CN0 IO PLL_L2_CLKOUT0n DIFFIO_TX_L28n DIFFOUT_L55n AA30 No1C VREFB1CN0 IO PLL_L2_FB_CLKOUT0p DIFFIO_TX_L28p DIFFOUT_L55p AA29 No1C VREFB1CN0 IO CLK0n DIFFIO_RX_L28n DIFFOUT_L56n T36 No1C VREFB1CN0 IO CLK0p DIFFIO_RX_L28p DIFFOUT_L56p T35 No1C VREFB1CN0 CLK1n CLK1n W35 No1C VREFB1CN0 CLK1p CLK1p V34 No2C VREFB2CN0 CLK3p CLK3p AB35 No2C VREFB2CN0 CLK3n CLK3n AA35 No2C VREFB2CN0 IO CLK2p DIFFIO_RX_L29p DIFFOUT_L57p AD35 No2C VREFB2CN0 IO CLK2n DIFFIO_RX_L29n DIFFOUT_L57n AC35 No2C VREFB2CN0 IO PLL_L3_FB_CLKOUT0p DIFFIO_TX_L29p DIFFOUT_L58p AF35 No2C VREFB2CN0 IO PLL_L3_CLKOUT0n DIFFIO_TX_L29n DIFFOUT_L58n AE35 No2C VREFB2CN0 IO DIFFIO_RX_L30p DIFFOUT_L59p AF34 Yes DQ18L DQ21L2C VREFB2CN0 IO DIFFIO_RX_L30n DIFFOUT_L59n AE34 Yes DQ18L DQ21L2C VREFB2CN0 IO DIFFIO_TX_L30p DIFFOUT_L60p AD33 Yes DQ18L DQ21L2C VREFB2CN0 IO DIFFIO_TX_L30n DIFFOUT_L60n AC34 Yes DQ18L DQ21L2C VREFB2CN0 IO DIFFIO_RX_L31p DIFFOUT_L61p AH36 Yes DQS18L DQS21L/CQ21L2C VREFB2CN0 IO DIFFIO_RX_L31n DIFFOUT_L61n AG37 Yes DQSn18L DQSn21L/DQ21L2C VREFB2CN0 IO DIFFIO_TX_L31p DIFFOUT_L62p AC31 Yes DQ19L DQ21L2C VREFB2CN0 IO DIFFIO_TX_L31n DIFFOUT_L62n AD32 Yes DQ19L DQ21L2C VREFB2CN0 IO DIFFIO_RX_L32p DIFFOUT_L63p AH38 Yes DQS19L DQ21L/CQn21L2C VREFB2CN0 IO DIFFIO_RX_L32n DIFFOUT_L63n AG38 Yes DQSn19L DQ21L2C VREFB2CN0 IO DIFFIO_TX_L32p DIFFOUT_L64p AE32 Yes DQ19L DQ21L2C VREFB2CN0 IO DIFFIO_TX_L32n DIFFOUT_L64n AE33 Yes DQ19L DQ21L2C VREFB2CN0 IO DIFFIO_RX_L33p DIFFOUT_L65p AH37 Yes DQ20L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L33n DIFFOUT_L65n AJ38 Yes DQ20L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L33p DIFFOUT_L66p AJ34 Yes DQ20L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L33n DIFFOUT_L66n AJ35 Yes DQ20L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L34p DIFFOUT_L67p AH35 Yes DQS20L DQS22L/CQ22L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L34n DIFFOUT_L67n AG35 Yes DQSn20L DQSn22L/DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L34p DIFFOUT_L68p AE31 Yes DQ21L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L34n DIFFOUT_L68n AD31 Yes DQ21L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L35p DIFFOUT_L69p AK37 Yes DQS21L DQ22L/CQn22L DQS23L/CQ23L

Page 47: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 47 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

2C VREFB2CN0 IO DIFFIO_RX_L35n DIFFOUT_L69n AK38 Yes DQSn21L DQ22L DQSn23L/DQ23L2C VREFB2CN0 IO DIFFIO_TX_L35p DIFFOUT_L70p AE29 Yes DQ21L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L35n DIFFOUT_L70n AE30 Yes DQ21L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L36p DIFFOUT_L71p AM38 Yes DQ22L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L36n DIFFOUT_L71n AL38 Yes DQ22L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L36p DIFFOUT_L72p AF31 Yes DQ22L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L36n DIFFOUT_L72n AF32 Yes DQ22L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L37p DIFFOUT_L73p AK35 Yes DQS22L DQS23L/CQ23L DQ23L/CQn23L2C VREFB2CN0 IO DIFFIO_RX_L37n DIFFOUT_L73n AK36 Yes DQSn22L DQSn23L/DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L37p DIFFOUT_L74p AG33 Yes DQ23L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L37n DIFFOUT_L74n AH34 Yes DQ23L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L38p DIFFOUT_L75p AL36 Yes DQS23L DQ23L/CQn23L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L38n DIFFOUT_L75n AL37 Yes DQSn23L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L38p DIFFOUT_L76p AG32 Yes DQ23L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L38n DIFFOUT_L76n AH33 Yes DQ23L DQ23L DQ23L2A VREFB2AN0 IO DIFFIO_RX_L45p DIFFOUT_L89p AT35 Yes2A VREFB2AN0 IO DIFFIO_RX_L45n DIFFOUT_L89n AT36 Yes2A VREFB2AN0 IO DIFFIO_TX_L45p DIFFOUT_L90p AH31 Yes DQ28L2A VREFB2AN0 IO DIFFIO_TX_L45n DIFFOUT_L90n AH32 Yes DQ28L2A VREFB2AN0 IO DIFFIO_RX_L46p DIFFOUT_L91p AM37 Yes DQS28L2A VREFB2AN0 IO DIFFIO_RX_L46n DIFFOUT_L91n AN38 Yes DQSn28L2A VREFB2AN0 IO DIFFIO_TX_L46p DIFFOUT_L92p AG29 Yes DQ28L2A VREFB2AN0 IO DIFFIO_TX_L46n DIFFOUT_L92n AH30 Yes DQ28L2A VREFB2AN0 IO DIFFIO_RX_L47p DIFFOUT_L93p AR38 Yes DQ29L DQ32L2A VREFB2AN0 IO DIFFIO_RX_L47n DIFFOUT_L93n AP38 Yes DQ29L DQ32L2A VREFB2AN0 IO DIFFIO_TX_L47p DIFFOUT_L94p AJ31 Yes DQ29L DQ32L2A VREFB2AN0 IO DIFFIO_TX_L47n DIFFOUT_L94n AJ32 Yes DQ29L DQ32L2A VREFB2AN0 IO DIFFIO_RX_L48p DIFFOUT_L95p AW37 Yes DQS29L DQS32L/CQ32L2A VREFB2AN0 IO DIFFIO_RX_L48n DIFFOUT_L95n AV37 Yes DQSn29L DQSn32L/DQ32L2A VREFB2AN0 IO DIFFIO_TX_L48p DIFFOUT_L96p AP34 Yes DQ30L DQ32L2A VREFB2AN0 IO DIFFIO_TX_L48n DIFFOUT_L96n AR35 Yes DQ30L DQ32L2A VREFB2AN0 IO DIFFIO_RX_L49p DIFFOUT_L97p AN36 Yes DQS30L DQ32L/CQn32L2A VREFB2AN0 IO DIFFIO_RX_L49n DIFFOUT_L97n AN37 Yes DQSn30L DQ32L2A VREFB2AN0 IO DIFFIO_TX_L49p DIFFOUT_L98p AK32 Yes DQ30L DQ32L2A VREFB2AN0 IO DIFFIO_TX_L49n DIFFOUT_L98n AK33 Yes DQ30L DQ32L2A VREFB2AN0 IO DIFFIO_RX_L50p DIFFOUT_L99p AU35 Yes DQ31L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L50n DIFFOUT_L99n AU36 Yes DQ31L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L50p DIFFOUT_L100p AN33 Yes DQ31L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L50n DIFFOUT_L100n AP33 Yes DQ31L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L51p DIFFOUT_L101p AW35 Yes DQS31L DQS33L/CQ33L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L51n DIFFOUT_L101n AV35 Yes DQSn31L DQSn33L/DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L51p DIFFOUT_L102p AL31 Yes DQ32L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L51n DIFFOUT_L102n AK31 Yes DQ32L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L52p DIFFOUT_L103p AR37 Yes DQS32L DQ33L/CQn33L DQS34L/CQ34L2A VREFB2AN0 IO DIFFIO_RX_L52n DIFFOUT_L103n AT38 Yes DQSn32L DQ33L DQSn34L/DQ34L2A VREFB2AN0 IO DIFFIO_TX_L52p DIFFOUT_L104p AN35 Yes DQ32L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L52n DIFFOUT_L104n AM35 Yes DQ32L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L53p DIFFOUT_L105p AY36 Yes DQ33L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L53n DIFFOUT_L105n AW36 Yes DQ33L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L53p DIFFOUT_L106p AN34 Yes DQ33L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L53n DIFFOUT_L106n AM34 Yes DQ33L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L54p DIFFOUT_L107p AT37 Yes DQS33L DQS34L/CQ34L DQ34L/CQn34L2A VREFB2AN0 IO DIFFIO_RX_L54n DIFFOUT_L107n AU38 Yes DQSn33L DQSn34L/DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L54p DIFFOUT_L108p AL33 Yes DQ34L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L54n DIFFOUT_L108n AL34 Yes DQ34L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L55p DIFFOUT_L109p AW38 Yes DQS34L DQ34L/CQn34L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L55n DIFFOUT_L109n AV38 Yes DQSn34L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L55p DIFFOUT_L110p AK34 Yes DQ34L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L55n DIFFOUT_L110n AL35 Yes DQ34L DQ34L DQ34L2A VREFB2AN0 IO RUP2A DIFFIO_RX_L56p DIFFOUT_L111p AP36 Yes2A VREFB2AN0 IO RDN2A DIFFIO_RX_L56n DIFFOUT_L111n AP37 Yes2A VREFB2AN0 IO PLL_L4_FB_CLKOUT0p DIFFIO_TX_L56p DIFFOUT_L112p AR34 Yes

Page 48: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 48 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

2A VREFB2AN0 IO PLL_L4_CLKOUT0n DIFFIO_TX_L56n DIFFOUT_L112n AT33 Yes2A VREFB2AN0 PLL_L4_CLKp PLL_L4_CLKp AY37 No2A VREFB2AN0 PLL_L4_CLKn PLL_L4_CLKn AY38 No

nCONFIG nCONFIG BB40 NonSTATUS nSTATUS BB39 NoCONF_DONE CONF_DONE BB38 NoPORSEL BA38 NonCE nCE AY39 No

3A VREFB3AN0 IO DIFFOUT_B1n AH28 Yes DQ1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B1p AJ28 Yes DQ1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO RDN3A DIFFIO_RX_B1n DIFFOUT_B2n AJ29 Yes DQSn1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO RUP3A DIFFIO_RX_B1p DIFFOUT_B2p AH29 Yes DQS1B DQ1B/CQn1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B3n AK30 Yes DQ1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B3p AK28 Yes DQ1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B2n DIFFOUT_B4n AM29 Yes DQSn2B DQSn1B/DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B2p DIFFOUT_B4p AL29 Yes DQS2B DQS1B/CQ1B DQ1B/CQn1B DQ1B3A VREFB3AN0 IO DIFFOUT_B5n AL30 Yes DQ2B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B5p AN28 Yes DQ2B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B3n DIFFOUT_B6n AM28 Yes DQ2B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B3p DIFFOUT_B6p AL28 Yes DQ2B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B7n BB37 Yes DQ3B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B7p BB36 Yes DQ3B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B4n DIFFOUT_B8n BB35 Yes DQSn3B DQ2B DQSn1B/DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B4p DIFFOUT_B8p BA35 Yes DQS3B DQ2B/CQn2B DQS1B/CQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B9n BA34 Yes DQ3B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B9p BB34 Yes DQ3B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B5n DIFFOUT_B10n AU33 Yes DQSn4B DQSn2B/DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B5p DIFFOUT_B10p AU32 Yes DQS4B DQS2B/CQ2B DQ1B DQ1B/CQn1B3A VREFB3AN0 IO DIFFOUT_B11n AT32 Yes DQ4B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B11p AR32 Yes DQ4B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B6n DIFFOUT_B12n AV32 Yes DQ4B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B6p DIFFOUT_B12p AV31 Yes DQ4B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B13n AN30 Yes DQ5B DQ3B DQ2B DQ1B3A VREFB3AN0 IO DIFFOUT_B13p AP30 Yes DQ5B DQ3B DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B7n DIFFOUT_B14n AR31 Yes DQSn5B DQ3B DQ2B DQSn1B/DQ1B3A VREFB3AN0 IO DIFFIO_RX_B7p DIFFOUT_B14p AP31 Yes DQS5B DQ3B/CQn3B DQ2B DQS1B/CQ1B3A VREFB3AN0 IO DIFFOUT_B15n AN31 Yes DQ5B DQ3B DQ2B DQ1B3A VREFB3AN0 IO DIFFOUT_B15p AP28 Yes DQ5B DQ3B DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B8n DIFFOUT_B16n AU31 Yes DQSn6B DQSn3B/DQ3B DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B8p DIFFOUT_B16p AU30 Yes DQS6B DQS3B/CQ3B DQ2B/CQn2B DQ1B3A VREFB3AN0 IO DIFFOUT_B17n AR29 Yes DQ6B DQ3B DQ2B DQ1B3A VREFB3AN0 IO DIFFOUT_B17p AT29 Yes DQ6B DQ3B DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B9n DIFFOUT_B18n AU29 Yes DQ6B DQ3B DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B9p DIFFOUT_B18p AT30 Yes DQ6B DQ3B DQ2B DQ1B3A VREFB3AN0 IO DIFFOUT_B19n AW33 Yes DQ7B DQ4B DQ2B DQ1B3A VREFB3AN0 IO DIFFOUT_B19p AW31 Yes DQ7B DQ4B DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B10n DIFFOUT_B20n AY34 Yes DQSn7B DQ4B DQSn2B/DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B10p DIFFOUT_B20p AW34 Yes DQS7B DQ4B/CQn4B DQS2B/CQ2B DQ1B3A VREFB3AN0 IO DIFFOUT_B21n AY33 Yes DQ7B DQ4B DQ2B DQ1B3A VREFB3AN0 IO DIFFOUT_B21p AW30 Yes DQ7B DQ4B DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B11n DIFFOUT_B22n BA32 Yes DQSn8B DQSn4B/DQ4B DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B11p DIFFOUT_B22p AY32 Yes DQS8B DQS4B/CQ4B DQ2B DQ1B3A VREFB3AN0 IO DIFFOUT_B23n BA31 Yes DQ8B DQ4B DQ2B DQ1B3A VREFB3AN0 IO DIFFOUT_B23p AY31 Yes DQ8B DQ4B DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B12n DIFFOUT_B24n BB33 Yes DQ8B DQ4B DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B12p DIFFOUT_B24p BB32 Yes DQ8B DQ4B DQ2B DQ1B3B VREFB3BN0 IO DIFFOUT_B25n AT28 Yes DQ9B DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B25p AN27 Yes DQ9B DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B13n DIFFOUT_B26n AU28 Yes DQSn9B DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B13p DIFFOUT_B26p AT27 Yes DQS9B DQ9B/CQn9B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B27n AP27 Yes DQ9B DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B27p AR28 Yes DQ9B DQ9B DQ9B DQ9B

Page 49: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 49 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

3B VREFB3BN0 IO DIFFIO_RX_B14n DIFFOUT_B28n AW29 Yes DQSn10B DQSn9B/DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B14p DIFFOUT_B28p AV29 Yes DQS10B DQS9B/CQ9B DQ9B/CQn9B DQ9B3B VREFB3BN0 IO DIFFOUT_B29n AY30 Yes DQ10B DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B29p AW27 Yes DQ10B DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B15n DIFFOUT_B30n AW28 Yes DQ10B DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B15p DIFFOUT_B30p AV28 Yes DQ10B DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B31n AL27 Yes DQ11B DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B31p AK27 Yes DQ11B DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B16n DIFFOUT_B32n AJ25 Yes DQSn11B DQ10B DQSn9B/DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B16p DIFFOUT_B32p AH25 Yes DQS11B DQ10B/CQn10B DQS9B/CQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B33n AH26 Yes DQ11B DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B33p AJ26 Yes DQ11B DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B17n DIFFOUT_B34n BB31 Yes DQSn12B DQSn10B/DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B17p DIFFOUT_B34p BB30 Yes DQS12B DQS10B/CQ10B DQ9B DQ9B/CQn9B3B VREFB3BN0 IO DIFFOUT_B35n BB28 Yes DQ12B DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B35p BA28 Yes DQ12B DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B18n DIFFOUT_B36n BB29 Yes DQ12B DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B18p DIFFOUT_B36p BA29 Yes DQ12B DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B37n AT25 Yes DQ13B DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B37p AR25 Yes DQ13B DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B19n DIFFOUT_B38n AR26 Yes DQSn13B DQ11B DQ10B DQSn9B/DQ9B3B VREFB3BN0 IO DIFFIO_RX_B19p DIFFOUT_B38p AP26 Yes DQS13B DQ11B/CQn11B DQ10B DQS9B/CQ9B3B VREFB3BN0 IO DIFFOUT_B39n AP25 Yes DQ13B DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B39p AN25 Yes DQ13B DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B20n DIFFOUT_B40n AV26 Yes DQSn14B DQSn11B/DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B20p DIFFOUT_B40p AU25 Yes DQS14B DQS11B/CQ11B DQ10B/CQn10B DQ9B3B VREFB3BN0 IO DIFFOUT_B41n AU26 Yes DQ14B DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B41p AU27 Yes DQ14B DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B21n DIFFOUT_B42n AW25 Yes DQ14B DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B21p DIFFOUT_B42p AV25 Yes DQ14B DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B43n AM26 Yes DQ15B DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B43p AL26 Yes DQ15B DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B22n DIFFOUT_B44n AL25 Yes DQSn15B DQ12B DQSn10B/DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B22p DIFFOUT_B44p AK25 Yes DQS15B DQ12B/CQn12B DQS10B/CQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B45n AK24 Yes DQ15B DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B45p AL24 Yes DQ15B DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B23n DIFFOUT_B46n AY28 Yes DQSn16B DQSn12B/DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B23p DIFFOUT_B46p AY27 Yes DQS16B DQS12B/CQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B47n BA26 Yes DQ16B DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B47p AY26 Yes DQ16B DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B24n DIFFOUT_B48n BB27 Yes DQ16B DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B24p DIFFOUT_B48p BB26 Yes DQ16B DQ12B DQ10B DQ9B3C VREFB3CN0 IO DIFFOUT_B49n AT24 Yes DQ17B DQ17B3C VREFB3CN0 IO DIFFOUT_B49p AR23 Yes DQ17B DQ17B3C VREFB3CN0 IO RDN3C DIFFIO_RX_B25n DIFFOUT_B50n AP24 Yes DQSn17B DQ17B3C VREFB3CN0 IO RUP3C DIFFIO_RX_B25p DIFFOUT_B50p AN24 Yes DQS17B DQ17B/CQn17B3C VREFB3CN0 IO DIFFOUT_B51n AP23 Yes DQ17B DQ17B3C VREFB3CN0 IO DIFFOUT_B51p AN23 Yes DQ17B DQ17B3C VREFB3CN0 IO DIFFIO_RX_B26n DIFFOUT_B52n BA25 Yes DQSn18B DQSn17B/DQ17B3C VREFB3CN0 IO DIFFIO_RX_B26p DIFFOUT_B52p AY25 Yes DQS18B DQS17B/CQ17B3C VREFB3CN0 IO DIFFOUT_B53n AW24 Yes DQ18B DQ17B3C VREFB3CN0 IO DIFFOUT_B53p AY24 Yes DQ18B DQ17B3C VREFB3CN0 IO DIFFIO_RX_B27n DIFFOUT_B54n BB25 Yes DQ18B DQ17B3C VREFB3CN0 IO DIFFIO_RX_B27p DIFFOUT_B54p BB24 Yes DQ18B DQ17B3C VREFB3CN0 IO DIFFOUT_B55n AL22 Yes DQ19B3C VREFB3CN0 IO DIFFOUT_B55p AJ23 Yes DQ19B3C VREFB3CN0 IO DIFFIO_RX_B28n DIFFOUT_B56n AM23 Yes DQSn19B3C VREFB3CN0 IO DIFFIO_RX_B28p DIFFOUT_B56p AM22 Yes DQS19B3C VREFB3CN0 IO DIFFOUT_B57n AK23 Yes DQ19B3C VREFB3CN0 IO DIFFOUT_B57p AK22 Yes DQ19B3C VREFB3CN0 IO DIFFIO_RX_B29n DIFFOUT_B58n BB23 Yes3C VREFB3CN0 IO DIFFIO_RX_B29p DIFFOUT_B58p BA23 Yes

Page 50: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 50 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

3C VREFB3CN0 IO PLL_B1_CLKOUT4 DIFFOUT_B59n AH23 No3C VREFB3CN0 IO PLL_B1_CLKOUT3 DIFFOUT_B59p AJ22 No3C VREFB3CN0 IO DIFFIO_RX_B30n DIFFOUT_B60n AY22 No3C VREFB3CN0 IO DIFFIO_RX_B30p DIFFOUT_B60p AW23 No3C VREFB3CN0 IO PLL_B1_CLKOUT0n DIFFOUT_B61n AU24 No3C VREFB3CN0 IO PLL_B1_CLKOUT0p DIFFOUT_B61p AU23 No3C VREFB3CN0 IO PLL_B1_FBn/CLKOUT2 DIFFIO_RX_B31n DIFFOUT_B62n AW22 No3C VREFB3CN0 IO PLL_B1_FBp/CLKOUT1 DIFFIO_RX_B31p DIFFOUT_B62p AV23 No3C VREFB3CN0 IO CLK5n DIFFOUT_B63n AV22 No3C VREFB3CN0 IO CLK5p DIFFOUT_B63p AU22 No3C VREFB3CN0 IO CLK4n DIFFIO_RX_B32n DIFFOUT_B64n BB22 No3C VREFB3CN0 IO CLK4p DIFFIO_RX_B32p DIFFOUT_B64p BA22 No4C VREFB4CN0 IO CLK6p DIFFIO_RX_B33p DIFFOUT_B65p AW21 No4C VREFB4CN0 IO CLK6n DIFFIO_RX_B33n DIFFOUT_B65n AY21 No4C VREFB4CN0 IO CLK7p DIFFOUT_B66p BB20 No4C VREFB4CN0 IO CLK7n DIFFOUT_B66n BB21 No4C VREFB4CN0 IO PLL_B2_FBp/CLKOUT1 DIFFIO_RX_B34p DIFFOUT_B67p BB18 No4C VREFB4CN0 IO PLL_B2_FBn/CLKOUT2 DIFFIO_RX_B34n DIFFOUT_B67n BB19 No4C VREFB4CN0 IO PLL_B2_CLKOUT0p DIFFOUT_B68p AU20 No4C VREFB4CN0 IO PLL_B2_CLKOUT0n DIFFOUT_B68n AU21 No4C VREFB4CN0 IO DIFFIO_RX_B35p DIFFOUT_B69p BA19 No4C VREFB4CN0 IO DIFFIO_RX_B35n DIFFOUT_B69n BA20 No4C VREFB4CN0 IO PLL_B2_CLKOUT3 DIFFOUT_B70p AH20 No4C VREFB4CN0 IO PLL_B2_CLKOUT4 DIFFOUT_B70n AH21 No4C VREFB4CN0 IO DIFFIO_RX_B36p DIFFOUT_B71p AW19 Yes4C VREFB4CN0 IO DIFFIO_RX_B36n DIFFOUT_B71n AY19 Yes4C VREFB4CN0 IO DIFFOUT_B72p AK20 Yes DQ20B4C VREFB4CN0 IO DIFFOUT_B72n AJ20 Yes DQ20B4C VREFB4CN0 IO DIFFIO_RX_B37p DIFFOUT_B73p AK21 Yes DQS20B4C VREFB4CN0 IO DIFFIO_RX_B37n DIFFOUT_B73n AL21 Yes DQSn20B4C VREFB4CN0 IO DIFFOUT_B74p AJ19 Yes DQ20B4C VREFB4CN0 IO DIFFOUT_B74n AK19 Yes DQ20B4C VREFB4CN0 IO DIFFIO_RX_B38p DIFFOUT_B75p AV19 Yes DQ21B DQ22B4C VREFB4CN0 IO DIFFIO_RX_B38n DIFFOUT_B75n AW20 Yes DQ21B DQ22B4C VREFB4CN0 IO DIFFOUT_B76p AR19 Yes DQ21B DQ22B4C VREFB4CN0 IO DIFFOUT_B76n AT19 Yes DQ21B DQ22B4C VREFB4CN0 IO DIFFIO_RX_B39p DIFFOUT_B77p AU19 Yes DQS21B DQS22B/CQ22B4C VREFB4CN0 IO DIFFIO_RX_B39n DIFFOUT_B77n AV20 Yes DQSn21B DQSn22B/DQ22B4C VREFB4CN0 IO DIFFOUT_B78p AP20 Yes DQ22B DQ22B4C VREFB4CN0 IO DIFFOUT_B78n AN20 Yes DQ22B DQ22B4C VREFB4CN0 IO DIFFIO_RX_B40p DIFFOUT_B79p AN19 Yes DQS22B DQ22B/CQn22B4C VREFB4CN0 IO DIFFIO_RX_B40n DIFFOUT_B79n AP19 Yes DQSn22B DQ22B4C VREFB4CN0 IO DIFFOUT_B80p AM19 Yes DQ22B DQ22B4C VREFB4CN0 IO DIFFOUT_B80n AL19 Yes DQ22B DQ22B4B VREFB4BN0 IO DIFFIO_RX_B41p DIFFOUT_B81p AY17 Yes DQ23B DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B41n DIFFOUT_B81n AY18 Yes DQ23B DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B82p BA17 Yes DQ23B DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B82n BB17 Yes DQ23B DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B42p DIFFOUT_B83p BA16 Yes DQS23B DQS27B/CQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B42n DIFFOUT_B83n BB16 Yes DQSn23B DQSn27B/DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B84p AJ17 Yes DQ24B DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B84n AH18 Yes DQ24B DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B43p DIFFOUT_B85p AK18 Yes DQS24B DQ27B/CQn27B DQS29B/CQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B43n DIFFOUT_B85n AL18 Yes DQSn24B DQ27B DQSn29B/DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B86p AK17 Yes DQ24B DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B86n AL16 Yes DQ24B DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B44p DIFFOUT_B87p AW17 Yes DQ25B DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B44n DIFFOUT_B87n AW18 Yes DQ25B DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B88p AV16 Yes DQ25B DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B88n AV17 Yes DQ25B DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B45p DIFFOUT_B89p AW15 Yes DQS25B DQS28B/CQ28B DQ29B/CQn29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B45n DIFFOUT_B89n AW16 Yes DQSn25B DQSn28B/DQ28B DQ29B DQ30B

Page 51: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 51 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

4B VREFB4BN0 IO DIFFOUT_B90p AR17 Yes DQ26B DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B90n AP18 Yes DQ26B DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B46p DIFFOUT_B91p AT17 Yes DQS26B DQ28B/CQn28B DQ29B DQS30B/CQ30B4B VREFB4BN0 IO DIFFIO_RX_B46n DIFFOUT_B91n AU17 Yes DQSn26B DQ28B DQ29B DQSn30B/DQ30B4B VREFB4BN0 IO DIFFOUT_B92p AU18 Yes DQ26B DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B92n AT18 Yes DQ26B DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B47p DIFFOUT_B93p BB14 Yes DQ27B DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B47n DIFFOUT_B93n BB15 Yes DQ27B DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B94p BA13 Yes DQ27B DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B94n BA14 Yes DQ27B DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B48p DIFFOUT_B95p BB12 Yes DQS27B DQS29B/CQ29B DQ30B DQ30B/CQn30B4B VREFB4BN0 IO DIFFIO_RX_B48n DIFFOUT_B95n BB13 Yes DQSn27B DQSn29B/DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B96p AP17 Yes DQ28B DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B96n AN17 Yes DQ28B DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B49p DIFFOUT_B97p AN16 Yes DQS28B DQ29B/CQn29B DQS30B/CQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B49n DIFFOUT_B97n AP15 Yes DQSn28B DQ29B DQSn30B/DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B98p AM16 Yes DQ28B DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B98n AM17 Yes DQ28B DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B50p DIFFOUT_B99p AT15 Yes DQ29B DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B50n DIFFOUT_B99n AU15 Yes DQ29B DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B100p AT16 Yes DQ29B DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B100n AR16 Yes DQ29B DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B51p DIFFOUT_B101p AT14 Yes DQS29B DQS30B/CQ30B DQ30B/CQn30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B51n DIFFOUT_B101n AU14 Yes DQSn29B DQSn30B/DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B102p AY14 Yes DQ30B DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B102n AY15 Yes DQ30B DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B52p DIFFOUT_B103p AV14 Yes DQS30B DQ30B/CQn30B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B52n DIFFOUT_B103n AW14 Yes DQSn30B DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B104p AV13 Yes DQ30B DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B104n AW13 Yes DQ30B DQ30B DQ30B DQ30B4A VREFB4AN0 IO DIFFIO_RX_B53p DIFFOUT_B105p BB10 Yes DQ31B DQ35B DQ37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B53n DIFFOUT_B105n BB11 Yes DQ31B DQ35B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B106p BA10 Yes DQ31B DQ35B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B106n AY10 Yes DQ31B DQ35B DQ37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B54p DIFFOUT_B107p AY11 Yes DQS31B DQS35B/CQ35B DQ37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B54n DIFFOUT_B107n BA11 Yes DQSn31B DQSn35B/DQ35B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B108p AU12 Yes DQ32B DQ35B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B108n AU13 Yes DQ32B DQ35B DQ37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B55p DIFFOUT_B109p AT11 Yes DQS32B DQ35B/CQn35B DQS37B/CQ37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B55n DIFFOUT_B109n AT12 Yes DQSn32B DQ35B DQSn37B/DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B110p AT13 Yes DQ32B DQ35B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B110n AR13 Yes DQ32B DQ35B DQ37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B56p DIFFOUT_B111p AU11 Yes DQ33B DQ36B DQ37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B56n DIFFOUT_B111n AV11 Yes DQ33B DQ36B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B112p AW12 Yes DQ33B DQ36B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B112n AY12 Yes DQ33B DQ36B DQ37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B57p DIFFOUT_B113p AU10 Yes DQS33B DQS36B/CQ36B DQ37B/CQn37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B57n DIFFOUT_B113n AV10 Yes DQSn33B DQSn36B/DQ36B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B114p AY9 Yes DQ34B DQ36B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B114n AW10 Yes DQ34B DQ36B DQ37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B58p DIFFOUT_B115p AW7 Yes DQS34B DQ36B/CQn36B DQ37B DQS38B/CQ38B4A VREFB4AN0 IO DIFFIO_RX_B58n DIFFOUT_B115n AY7 Yes DQSn34B DQ36B DQ37B DQSn38B/DQ38B4A VREFB4AN0 IO DIFFOUT_B116p AW8 Yes DQ34B DQ36B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B116n AW9 Yes DQ34B DQ36B DQ37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B59p DIFFOUT_B117p BA7 Yes DQ35B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B59n DIFFOUT_B117n BA8 Yes DQ35B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B118p BB8 Yes DQ35B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B118n BB9 Yes DQ35B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B60p DIFFOUT_B119p BB6 Yes DQS35B DQS37B/CQ37B DQ38B DQ38B/CQn38B4A VREFB4AN0 IO DIFFIO_RX_B60n DIFFOUT_B119n BB7 Yes DQSn35B DQSn37B/DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B120p AN13 Yes DQ36B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B120n AP13 Yes DQ36B DQ37B DQ38B DQ38B

Page 52: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 52 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

4A VREFB4AN0 IO DIFFIO_RX_B61p DIFFOUT_B121p AP11 Yes DQS36B DQ37B/CQn37B DQS38B/CQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B61n DIFFOUT_B121n AP12 Yes DQSn36B DQ37B DQSn38B/DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B122p AR10 Yes DQ36B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B122n AR11 Yes DQ36B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B62p DIFFOUT_B123p AN14 Yes DQ37B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B62n DIFFOUT_B123n AN15 Yes DQ37B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B124p AL14 Yes DQ37B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B124n AM14 Yes DQ37B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B63p DIFFOUT_B125p AL13 Yes DQS37B DQS38B/CQ38B DQ38B/CQn38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B63n DIFFOUT_B125n AM13 Yes DQSn37B DQSn38B/DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B126p AK15 Yes DQ38B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B126n AL15 Yes DQ38B DQ38B DQ38B DQ38B4A VREFB4AN0 IO RUP4A DIFFIO_RX_B64p DIFFOUT_B127p AH15 Yes DQS38B DQ38B/CQn38B DQ38B DQ38B4A VREFB4AN0 IO RDN4A DIFFIO_RX_B64n DIFFOUT_B127n AJ14 Yes DQSn38B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B128p AJ16 Yes DQ38B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B128n AK16 Yes DQ38B DQ38B DQ38B DQ38B

nIO_PULLUP nIO_PULLUP BB3 NonCEO nCEO AY5 NoDCLK DCLK AY4 NonCSO nCSO BA4 NoASDO ASDO BA5 No

5A VREFB5AN0 PLL_R4_CLKn PLL_R4_CLKn AW5 No5A VREFB5AN0 PLL_R4_CLKp PLL_R4_CLKp AY6 No5A VREFB5AN0 IO PLL_R4_CLKOUT0n DIFFIO_TX_R1n DIFFOUT_R1n AP8 Yes5A VREFB5AN0 IO PLL_R4_FB_CLKOUT0p DIFFIO_TX_R1p DIFFOUT_R1p AP9 Yes5A VREFB5AN0 IO RDN5A DIFFIO_RX_R1n DIFFOUT_R2n AU8 Yes5A VREFB5AN0 IO RUP5A DIFFIO_RX_R1p DIFFOUT_R2p AT9 Yes5A VREFB5AN0 IO DIFFIO_TX_R2n DIFFOUT_R3n AM10 Yes DQ1R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R2p DIFFOUT_R3p AM11 Yes DQ1R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R2n DIFFOUT_R4n AT8 Yes DQSn1R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R2p DIFFOUT_R4p AR8 Yes DQS1R DQ1R/CQn1R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R3n DIFFOUT_R5n AL10 Yes DQ1R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R3p DIFFOUT_R5p AL11 Yes DQ1R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R3n DIFFOUT_R6n AV5 Yes DQSn2R DQSn1R/DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R3p DIFFOUT_R6p AW6 Yes DQS2R DQS1R/CQ1R DQ1R/CQn1R5A VREFB5AN0 IO DIFFIO_TX_R4n DIFFOUT_R7n AJ13 Yes DQ2R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R4p DIFFOUT_R7p AH13 Yes DQ2R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R4n DIFFOUT_R8n AV7 Yes DQ2R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R4p DIFFOUT_R8p AV8 Yes DQ2R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R5n DIFFOUT_R9n AH14 Yes DQ3R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R5p DIFFOUT_R9p AG14 Yes DQ3R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R5n DIFFOUT_R10n AU5 Yes DQSn3R DQ2R DQSn1R/DQ1R5A VREFB5AN0 IO DIFFIO_RX_R5p DIFFOUT_R10p AU6 Yes DQS3R DQ2R/CQn2R DQS1R/CQ1R5A VREFB5AN0 IO DIFFIO_TX_R6n DIFFOUT_R11n AL12 Yes DQ3R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R6p DIFFOUT_R11p AK12 Yes DQ3R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R6n DIFFOUT_R12n AT6 Yes DQSn4R DQSn2R/DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R6p DIFFOUT_R12p AT7 Yes DQS4R DQS2R/CQ2R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R7n DIFFOUT_R13n AM8 Yes DQ4R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R7p DIFFOUT_R13p AL9 Yes DQ4R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R7n DIFFOUT_R14n AR7 Yes DQ4R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R7p DIFFOUT_R14p AP7 Yes DQ4R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R8n DIFFOUT_R15n AN8 Yes DQ5R DQ3R5A VREFB5AN0 IO DIFFIO_TX_R8p DIFFOUT_R15p AN9 Yes DQ5R DQ3R5A VREFB5AN0 IO DIFFIO_RX_R8n DIFFOUT_R16n AT5 Yes DQSn5R DQ3R5A VREFB5AN0 IO DIFFIO_RX_R8p DIFFOUT_R16p AR5 Yes DQS5R DQ3R/CQn3R5A VREFB5AN0 IO DIFFIO_TX_R9n DIFFOUT_R17n AK9 Yes DQ5R DQ3R5A VREFB5AN0 IO DIFFIO_TX_R9p DIFFOUT_R17p AK10 Yes DQ5R DQ3R5A VREFB5AN0 IO DIFFIO_RX_R9n DIFFOUT_R18n AN6 Yes DQSn6R DQSn3R/DQ3R5A VREFB5AN0 IO DIFFIO_RX_R9p DIFFOUT_R18p AM7 Yes DQS6R DQS3R/CQ3R5A VREFB5AN0 IO DIFFIO_TX_R10n DIFFOUT_R19n AJ10 Yes DQ6R DQ3R5A VREFB5AN0 IO DIFFIO_TX_R10p DIFFOUT_R19p AJ11 Yes DQ6R DQ3R5A VREFB5AN0 IO DIFFIO_RX_R10n DIFFOUT_R20n AN5 Yes DQ6R DQ3R

Page 53: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 53 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

5A VREFB5AN0 IO DIFFIO_RX_R10p DIFFOUT_R20p AM5 Yes DQ6R DQ3R5A VREFB5AN0 IO DIFFIO_TX_R11n DIFFOUT_R21n AE13 Yes DQ7R5A VREFB5AN0 IO DIFFIO_TX_R11p DIFFOUT_R21p AF14 Yes DQ7R5A VREFB5AN0 IO DIFFIO_RX_R11n DIFFOUT_R22n AL7 Yes DQSn7R5A VREFB5AN0 IO DIFFIO_RX_R11p DIFFOUT_R22p AL8 Yes DQS7R5A VREFB5AN0 IO DIFFIO_TX_R12n DIFFOUT_R23n AG12 Yes DQ7R5A VREFB5AN0 IO DIFFIO_TX_R12p DIFFOUT_R23p AF13 Yes DQ7R5A VREFB5AN0 IO DIFFIO_RX_R12n DIFFOUT_R24n AP5 Yes5A VREFB5AN0 IO DIFFIO_RX_R12p DIFFOUT_R24p AP6 Yes5C VREFB5CN0 IO DIFFIO_TX_R19n DIFFOUT_R37n AH10 Yes DQ12R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R19p DIFFOUT_R37p AH11 Yes DQ12R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R19n DIFFOUT_R38n AL5 Yes DQSn12R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R19p DIFFOUT_R38p AL6 Yes DQS12R DQ12R/CQn12R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R20n DIFFOUT_R39n AD14 Yes DQ12R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R20p DIFFOUT_R39p AC14 Yes DQ12R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R20n DIFFOUT_R40n AK5 Yes DQSn13R DQSn12R/DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R20p DIFFOUT_R40p AK6 Yes DQS13R DQS12R/CQ12R DQ12R/CQn12R5C VREFB5CN0 IO DIFFIO_TX_R21n DIFFOUT_R41n AF10 Yes DQ13R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R21p DIFFOUT_R41p AF11 Yes DQ13R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R21n DIFFOUT_R42n AK7 Yes DQ13R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R21p DIFFOUT_R42p AK8 Yes DQ13R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R22n DIFFOUT_R43n AE10 Yes DQ14R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R22p DIFFOUT_R43p AE11 Yes DQ14R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R22n DIFFOUT_R44n AH6 Yes DQSn14R DQ13R DQSn12R/DQ12R5C VREFB5CN0 IO DIFFIO_RX_R22p DIFFOUT_R44p AJ7 Yes DQS14R DQ13R/CQn13R DQS12R/CQ12R5C VREFB5CN0 IO DIFFIO_TX_R23n DIFFOUT_R45n AD11 Yes DQ14R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R23p DIFFOUT_R45p AD12 Yes DQ14R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R23n DIFFOUT_R46n AJ5 Yes DQSn15R DQSn13R/DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R23p DIFFOUT_R46p AH5 Yes DQS15R DQS13R/CQ13R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R24n DIFFOUT_R47n AG9 Yes DQ15R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R24p DIFFOUT_R47p AG10 Yes DQ15R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R24n DIFFOUT_R48n AH8 Yes DQ15R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R24p DIFFOUT_R48p AH9 Yes DQ15R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R25n DIFFOUT_R49n AE9 Yes DQ16R DQ14R5C VREFB5CN0 IO DIFFIO_TX_R25p DIFFOUT_R49p AD9 Yes DQ16R DQ14R5C VREFB5CN0 IO DIFFIO_RX_R25n DIFFOUT_R50n AD8 Yes DQSn16R DQ14R5C VREFB5CN0 IO DIFFIO_RX_R25p DIFFOUT_R50p AC8 Yes DQS16R DQ14R/CQn14R5C VREFB5CN0 IO DIFFIO_TX_R26n DIFFOUT_R51n AC10 Yes DQ16R DQ14R5C VREFB5CN0 IO DIFFIO_TX_R26p DIFFOUT_R51p AC11 Yes DQ16R DQ14R5C VREFB5CN0 IO DIFFIO_RX_R26n DIFFOUT_R52n AH7 Yes DQSn17R DQSn14R/DQ14R5C VREFB5CN0 IO DIFFIO_RX_R26p DIFFOUT_R52p AG8 Yes DQS17R DQS14R/CQ14R5C VREFB5CN0 IO DIFFIO_TX_R27n DIFFOUT_R53n AC13 Yes DQ17R DQ14R5C VREFB5CN0 IO DIFFIO_TX_R27p DIFFOUT_R53p AB13 Yes DQ17R DQ14R5C VREFB5CN0 IO DIFFIO_RX_R27n DIFFOUT_R54n AF8 Yes DQ17R DQ14R5C VREFB5CN0 IO DIFFIO_RX_R27p DIFFOUT_R54p AE8 Yes DQ17R DQ14R5C VREFB5CN0 IO PLL_R3_CLKOUT0n DIFFIO_TX_R28n DIFFOUT_R55n AG5 No5C VREFB5CN0 IO PLL_R3_FB_CLKOUT0p DIFFIO_TX_R28p DIFFOUT_R55p AG6 No5C VREFB5CN0 IO CLK9n DIFFIO_RX_R28n DIFFOUT_R56n AB8 No5C VREFB5CN0 IO CLK9p DIFFIO_RX_R28p DIFFOUT_R56p AA8 No5C VREFB5CN0 CLK8n CLK8n Y8 No5C VREFB5CN0 CLK8p CLK8p W8 No6C VREFB6CN0 CLK10p CLK10p U8 No6C VREFB6CN0 CLK10n CLK10n V8 No6C VREFB6CN0 IO CLK11p DIFFIO_RX_R29p DIFFOUT_R57p R6 No6C VREFB6CN0 IO CLK11n DIFFIO_RX_R29n DIFFOUT_R57n P5 No6C VREFB6CN0 IO PLL_R2_FB_CLKOUT0p DIFFIO_TX_R29p DIFFOUT_R58p Y13 No6C VREFB6CN0 IO PLL_R2_CLKOUT0n DIFFIO_TX_R29n DIFFOUT_R58n AA13 No6C VREFB6CN0 IO DIFFIO_RX_R30p DIFFOUT_R59p T8 Yes DQ18R DQ21R6C VREFB6CN0 IO DIFFIO_RX_R30n DIFFOUT_R59n T7 Yes DQ18R DQ21R6C VREFB6CN0 IO DIFFIO_TX_R30p DIFFOUT_R60p V9 Yes DQ18R DQ21R6C VREFB6CN0 IO DIFFIO_TX_R30n DIFFOUT_R60n W9 Yes DQ18R DQ21R6C VREFB6CN0 IO DIFFIO_RX_R31p DIFFOUT_R61p P7 Yes DQS18R DQS21R/CQ21R

Page 54: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 54 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

6C VREFB6CN0 IO DIFFIO_RX_R31n DIFFOUT_R61n R7 Yes DQSn18R DQSn21R/DQ21R6C VREFB6CN0 IO DIFFIO_TX_R31p DIFFOUT_R62p W14 Yes DQ19R DQ21R6C VREFB6CN0 IO DIFFIO_TX_R31n DIFFOUT_R62n Y14 Yes DQ19R DQ21R6C VREFB6CN0 IO DIFFIO_RX_R32p DIFFOUT_R63p N6 Yes DQS19R DQ21R/CQn21R6C VREFB6CN0 IO DIFFIO_RX_R32n DIFFOUT_R63n N5 Yes DQSn19R DQ21R6C VREFB6CN0 IO DIFFIO_TX_R32p DIFFOUT_R64p Y11 Yes DQ19R DQ21R6C VREFB6CN0 IO DIFFIO_TX_R32n DIFFOUT_R64n W10 Yes DQ19R DQ21R6C VREFB6CN0 IO DIFFIO_RX_R33p DIFFOUT_R65p N8 Yes DQ20R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R33n DIFFOUT_R65n N7 Yes DQ20R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R33p DIFFOUT_R66p V13 Yes DQ20R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R33n DIFFOUT_R66n W13 Yes DQ20R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R34p DIFFOUT_R67p M6 Yes DQS20R DQS22R/CQ22R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R34n DIFFOUT_R67n M5 Yes DQSn20R DQSn22R/DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R34p DIFFOUT_R68p V12 Yes DQ21R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R34n DIFFOUT_R68n V11 Yes DQ21R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R35p DIFFOUT_R69p M8 Yes DQS21R DQ22R/CQn22R DQS23R/CQ23R6C VREFB6CN0 IO DIFFIO_RX_R35n DIFFOUT_R69n M7 Yes DQSn21R DQ22R DQSn23R/DQ23R6C VREFB6CN0 IO DIFFIO_TX_R35p DIFFOUT_R70p T10 Yes DQ21R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R35n DIFFOUT_R70n T9 Yes DQ21R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R36p DIFFOUT_R71p K5 Yes DQ22R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R36n DIFFOUT_R71n L5 Yes DQ22R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R36p DIFFOUT_R72p R9 Yes DQ22R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R36n DIFFOUT_R72n R8 Yes DQ22R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R37p DIFFOUT_R73p J6 Yes DQS22R DQS23R/CQ23R DQ23R/CQn23R6C VREFB6CN0 IO DIFFIO_RX_R37n DIFFOUT_R73n K6 Yes DQSn22R DQSn23R/DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R37p DIFFOUT_R74p U11 Yes DQ23R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R37n DIFFOUT_R74n V10 Yes DQ23R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R38p DIFFOUT_R75p L8 Yes DQS23R DQ23R/CQn23R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R38n DIFFOUT_R75n L7 Yes DQSn23R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R38p DIFFOUT_R76p T6 Yes DQ23R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R38n DIFFOUT_R76n R5 Yes DQ23R DQ23R DQ23R6A VREFB6AN0 IO DIFFIO_RX_R45p DIFFOUT_R89p K12 Yes6A VREFB6AN0 IO DIFFIO_RX_R45n DIFFOUT_R89n K11 Yes6A VREFB6AN0 IO DIFFIO_TX_R45p DIFFOUT_R90p T12 Yes DQ28R6A VREFB6AN0 IO DIFFIO_TX_R45n DIFFOUT_R90n T11 Yes DQ28R6A VREFB6AN0 IO DIFFIO_RX_R46p DIFFOUT_R91p H5 Yes DQS28R6A VREFB6AN0 IO DIFFIO_RX_R46n DIFFOUT_R91n J5 Yes DQSn28R6A VREFB6AN0 IO DIFFIO_TX_R46p DIFFOUT_R92p K9 Yes DQ28R6A VREFB6AN0 IO DIFFIO_TX_R46n DIFFOUT_R92n K8 Yes DQ28R6A VREFB6AN0 IO DIFFIO_RX_R47p DIFFOUT_R93p J8 Yes DQ29R DQ32R6A VREFB6AN0 IO DIFFIO_RX_R47n DIFFOUT_R93n J7 Yes DQ29R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R47p DIFFOUT_R94p T14 Yes DQ29R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R47n DIFFOUT_R94n R13 Yes DQ29R DQ32R6A VREFB6AN0 IO DIFFIO_RX_R48p DIFFOUT_R95p H8 Yes DQS29R DQS32R/CQ32R6A VREFB6AN0 IO DIFFIO_RX_R48n DIFFOUT_R95n H7 Yes DQSn29R DQSn32R/DQ32R6A VREFB6AN0 IO DIFFIO_TX_R48p DIFFOUT_R96p U14 Yes DQ30R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R48n DIFFOUT_R96n U13 Yes DQ30R DQ32R6A VREFB6AN0 IO DIFFIO_RX_R49p DIFFOUT_R97p F6 Yes DQS30R DQ32R/CQn32R6A VREFB6AN0 IO DIFFIO_RX_R49n DIFFOUT_R97n F5 Yes DQSn30R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R49p DIFFOUT_R98p M12 Yes DQ30R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R49n DIFFOUT_R98n M11 Yes DQ30R DQ32R6A VREFB6AN0 IO DIFFIO_RX_R50p DIFFOUT_R99p G6 Yes DQ31R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R50n DIFFOUT_R99n G5 Yes DQ31R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R50p DIFFOUT_R100p M9 Yes DQ31R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R50n DIFFOUT_R100n N9 Yes DQ31R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R51p DIFFOUT_R101p G9 Yes DQS31R DQS33R/CQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R51n DIFFOUT_R101n F8 Yes DQSn31R DQSn33R/DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R51p DIFFOUT_R102p P13 Yes DQ32R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R51n DIFFOUT_R102n N12 Yes DQ32R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R52p DIFFOUT_R103p G8 Yes DQS32R DQ33R/CQn33R DQS34R/CQ34R6A VREFB6AN0 IO DIFFIO_RX_R52n DIFFOUT_R103n G7 Yes DQSn32R DQ33R DQSn34R/DQ34R6A VREFB6AN0 IO DIFFIO_TX_R52p DIFFOUT_R104p N11 Yes DQ32R DQ33R DQ34R

Page 55: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 55 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

6A VREFB6AN0 IO DIFFIO_TX_R52n DIFFOUT_R104n N10 Yes DQ32R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R53p DIFFOUT_R105p K10 Yes DQ33R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R53n DIFFOUT_R105n J9 Yes DQ33R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R53p DIFFOUT_R106p L11 Yes DQ33R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R53n DIFFOUT_R106n L10 Yes DQ33R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R54p DIFFOUT_R107p C6 Yes DQS33R DQS34R/CQ34R DQ34R/CQn34R6A VREFB6AN0 IO DIFFIO_RX_R54n DIFFOUT_R107n D6 Yes DQSn33R DQSn34R/DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R54p DIFFOUT_R108p R11 Yes DQ34R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R54n DIFFOUT_R108n R10 Yes DQ34R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R55p DIFFOUT_R109p D8 Yes DQS34R DQ34R/CQn34R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R55n DIFFOUT_R109n D7 Yes DQSn34R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R55p DIFFOUT_R110p P11 Yes DQ34R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R55n DIFFOUT_R110n P10 Yes DQ34R DQ34R DQ34R6A VREFB6AN0 IO RUP6A DIFFIO_RX_R56p DIFFOUT_R111p D5 Yes6A VREFB6AN0 IO RDN6A DIFFIO_RX_R56n DIFFOUT_R111n E5 Yes6A VREFB6AN0 IO PLL_R1_FB_CLKOUT0p DIFFIO_TX_R56p DIFFOUT_R112p E8 Yes6A VREFB6AN0 IO PLL_R1_CLKOUT0n DIFFIO_TX_R56n DIFFOUT_R112n E7 Yes6A VREFB6AN0 PLL_R1_CLKp PLL_R1_CLKp B5 No6A VREFB6AN0 PLL_R1_CLKn PLL_R1_CLKn C5 No

MSEL2 MSEL2 B4 NoMSEL1 MSEL1 A5 NoMSEL0 MSEL0 A2 No

7A VREFB7AN0 IO DIFFOUT_T1n R15 Yes DQ1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T1p P14 Yes DQ1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO RDN7A DIFFIO_RX_T1n DIFFOUT_T2n N16 Yes DQSn1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO RUP7A DIFFIO_RX_T1p DIFFOUT_T2p P16 Yes DQS1T DQ1T/CQn1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T3n N15 Yes DQ1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T3p N14 Yes DQ1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T2n DIFFOUT_T4n K13 Yes DQSn2T DQSn1T/DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T2p DIFFOUT_T4p L13 Yes DQS2T DQS1T/CQ1T DQ1T/CQn1T DQ1T7A VREFB7AN0 IO DIFFOUT_T5n L14 Yes DQ2T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T5p M13 Yes DQ2T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T3n DIFFOUT_T6n M14 Yes DQ2T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T3p DIFFOUT_T6p M15 Yes DQ2T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T7n G11 Yes DQ3T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T7p H11 Yes DQ3T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T4n DIFFOUT_T8n G12 Yes DQSn3T DQ2T DQSn1T/DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T4p DIFFOUT_T8p H13 Yes DQS3T DQ2T/CQn2T DQS1T/CQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T9n F10 Yes DQ3T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T9p F11 Yes DQ3T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T5n DIFFOUT_T10n D9 Yes DQSn4T DQSn2T/DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T5p DIFFOUT_T10p E10 Yes DQS4T DQS2T/CQ2T DQ1T DQ1T/CQn1T7A VREFB7AN0 IO DIFFOUT_T11n E11 Yes DQ4T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T11p D11 Yes DQ4T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T6n DIFFOUT_T12n C10 Yes DQ4T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T6p DIFFOUT_T12p D10 Yes DQ4T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T13n B7 Yes DQ5T DQ3T DQ2T DQ1T7A VREFB7AN0 IO DIFFOUT_T13p C8 Yes DQ5T DQ3T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T7n DIFFOUT_T14n A8 Yes DQSn5T DQ3T DQ2T DQSn1T/DQ1T7A VREFB7AN0 IO DIFFIO_RX_T7p DIFFOUT_T14p B8 Yes DQS5T DQ3T/CQn3T DQ2T DQS1T/CQ1T7A VREFB7AN0 IO DIFFOUT_T15n A7 Yes DQ5T DQ3T DQ2T DQ1T7A VREFB7AN0 IO DIFFOUT_T15p A6 Yes DQ5T DQ3T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T8n DIFFOUT_T16n B11 Yes DQSn6T DQSn3T/DQ3T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T8p DIFFOUT_T16p C11 Yes DQS6T DQS3T/CQ3T DQ2T/CQn2T DQ1T7A VREFB7AN0 IO DIFFOUT_T17n A11 Yes DQ6T DQ3T DQ2T DQ1T7A VREFB7AN0 IO DIFFOUT_T17p B10 Yes DQ6T DQ3T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T9n DIFFOUT_T18n A9 Yes DQ6T DQ3T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T9p DIFFOUT_T18p A10 Yes DQ6T DQ3T DQ2T DQ1T7A VREFB7AN0 IO DIFFOUT_T19n J14 Yes DQ7T DQ4T DQ2T DQ1T7A VREFB7AN0 IO DIFFOUT_T19p J13 Yes DQ7T DQ4T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T10n DIFFOUT_T20n K14 Yes DQSn7T DQ4T DQSn2T/DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T10p DIFFOUT_T20p K15 Yes DQS7T DQ4T/CQn4T DQS2T/CQ2T DQ1T

Page 56: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 56 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

7A VREFB7AN0 IO DIFFOUT_T21n G15 Yes DQ7T DQ4T DQ2T DQ1T7A VREFB7AN0 IO DIFFOUT_T21p G14 Yes DQ7T DQ4T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T11n DIFFOUT_T22n E13 Yes DQSn8T DQSn4T/DQ4T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T11p DIFFOUT_T22p F14 Yes DQS8T DQS4T/CQ4T DQ2T DQ1T7A VREFB7AN0 IO DIFFOUT_T23n F13 Yes DQ8T DQ4T DQ2T DQ1T7A VREFB7AN0 IO DIFFOUT_T23p G13 Yes DQ8T DQ4T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T12n DIFFOUT_T24n D12 Yes DQ8T DQ4T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T12p DIFFOUT_T24p D13 Yes DQ8T DQ4T DQ2T DQ1T7B VREFB7BN0 IO DIFFOUT_T25n A13 Yes DQ9T DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T25p A12 Yes DQ9T DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T13n DIFFOUT_T26n B13 Yes DQSn9T DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T13p DIFFOUT_T26p C13 Yes DQS9T DQ9T/CQn9T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T27n B14 Yes DQ9T DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T27p A14 Yes DQ9T DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T14n DIFFOUT_T28n C14 Yes DQSn10T DQSn9T/DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T14p DIFFOUT_T28p D14 Yes DQS10T DQS9T/CQ9T DQ9T/CQn9T DQ9T7B VREFB7BN0 IO DIFFOUT_T29n D15 Yes DQ10T DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T29p E14 Yes DQ10T DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T15n DIFFOUT_T30n C16 Yes DQ10T DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T15p DIFFOUT_T30p D16 Yes DQ10T DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T31n P17 Yes DQ11T DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T31p N17 Yes DQ11T DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T16n DIFFOUT_T32n P19 Yes DQSn11T DQ10T DQSn9T/DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T16p DIFFOUT_T32p R18 Yes DQS11T DQ10T/CQn10T DQS9T/CQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T33n R17 Yes DQ11T DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T33p N18 Yes DQ11T DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T17n DIFFOUT_T34n E16 Yes DQSn12T DQSn10T/DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T17p DIFFOUT_T34p F16 Yes DQS12T DQS10T/CQ10T DQ9T DQ9T/CQn9T7B VREFB7BN0 IO DIFFOUT_T35n D18 Yes DQ12T DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T35p D17 Yes DQ12T DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T18n DIFFOUT_T36n E17 Yes DQ12T DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T18p DIFFOUT_T36p F17 Yes DQ12T DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T37n M17 Yes DQ13T DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T37p M18 Yes DQ13T DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T19n DIFFOUT_T38n L17 Yes DQSn13T DQ11T DQ10T DQSn9T/DQ9T7B VREFB7BN0 IO DIFFIO_RX_T19p DIFFOUT_T38p M16 Yes DQS13T DQ11T/CQn11T DQ10T DQS9T/CQ9T7B VREFB7BN0 IO DIFFOUT_T39n M19 Yes DQ13T DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T39p N19 Yes DQ13T DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T20n DIFFOUT_T40n K16 Yes DQSn14T DQSn11T/DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T20p DIFFOUT_T40p L16 Yes DQS14T DQS11T/CQ11T DQ10T/CQn10T DQ9T7B VREFB7BN0 IO DIFFOUT_T41n K19 Yes DQ14T DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T41p L19 Yes DQ14T DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T21n DIFFOUT_T42n J17 Yes DQ14T DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T21p DIFFOUT_T42p K17 Yes DQ14T DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T43n G17 Yes DQ15T DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T43p J16 Yes DQ15T DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T22n DIFFOUT_T44n G16 Yes DQSn15T DQ12T DQSn10T/DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T22p DIFFOUT_T44p H17 Yes DQS15T DQ12T/CQn12T DQS10T/CQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T45n G18 Yes DQ15T DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T45p H16 Yes DQ15T DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T23n DIFFOUT_T46n A15 Yes DQSn16T DQSn12T/DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T23p DIFFOUT_T46p A16 Yes DQS16T DQS12T/CQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T47n B16 Yes DQ16T DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T47p A17 Yes DQ16T DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T24n DIFFOUT_T48n B17 Yes DQ16T DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T24p DIFFOUT_T48p C17 Yes DQ16T DQ12T DQ10T DQ9T7C VREFB7CN0 IO DIFFOUT_T49n N22 Yes DQ17T DQ17T7C VREFB7CN0 IO DIFFOUT_T49p P22 Yes DQ17T DQ17T7C VREFB7CN0 IO DIFFIO_RX_T25n DIFFOUT_T50n N20 Yes DQSn17T DQ17T7C VREFB7CN0 IO DIFFIO_RX_T25p DIFFOUT_T50p P20 Yes DQS17T DQ17T/CQn17T7C VREFB7CN0 IO DIFFOUT_T51n N21 Yes DQ17T DQ17T7C VREFB7CN0 IO DIFFOUT_T51p M21 Yes DQ17T DQ17T

Page 57: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 57 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

7C VREFB7CN0 IO DIFFIO_RX_T26n DIFFOUT_T52n E20 Yes DQSn18T DQSn17T/DQ17T7C VREFB7CN0 IO DIFFIO_RX_T26p DIFFOUT_T52p F21 Yes DQS18T DQS17T/CQ17T7C VREFB7CN0 IO DIFFOUT_T53n H19 Yes DQ18T DQ17T7C VREFB7CN0 IO DIFFOUT_T53p J19 Yes DQ18T DQ17T7C VREFB7CN0 IO DIFFIO_RX_T27n DIFFOUT_T54n F20 Yes DQ18T DQ17T7C VREFB7CN0 IO DIFFIO_RX_T27p DIFFOUT_T54p G19 Yes DQ18T DQ17T7C VREFB7CN0 IO DIFFOUT_T55n L20 Yes DQ19T7C VREFB7CN0 IO DIFFOUT_T55p L22 Yes DQ19T7C VREFB7CN0 IO DIFFIO_RX_T28n DIFFOUT_T56n J20 Yes DQSn19T7C VREFB7CN0 IO DIFFIO_RX_T28p DIFFOUT_T56p K20 Yes DQS19T7C VREFB7CN0 IO DIFFOUT_T57n K22 Yes DQ19T7C VREFB7CN0 IO DIFFOUT_T57p M20 Yes DQ19T7C VREFB7CN0 IO DIFFIO_RX_T29n DIFFOUT_T58n A18 Yes7C VREFB7CN0 IO DIFFIO_RX_T29p DIFFOUT_T58p A19 Yes7C VREFB7CN0 IO PLL_T2_CLKOUT4 DIFFOUT_T59n R22 No7C VREFB7CN0 IO PLL_T2_CLKOUT3 DIFFOUT_T59p R21 No7C VREFB7CN0 IO DIFFIO_RX_T30n DIFFOUT_T60n C19 No7C VREFB7CN0 IO DIFFIO_RX_T30p DIFFOUT_T60p D19 No7C VREFB7CN0 IO PLL_T2_CLKOUT0n DIFFOUT_T61n D20 No7C VREFB7CN0 IO PLL_T2_CLKOUT0p DIFFOUT_T61p E19 No7C VREFB7CN0 IO PLL_T2_FBn/CLKOUT2 DIFFIO_RX_T31n DIFFOUT_T62n B19 No7C VREFB7CN0 IO PLL_T2_FBp/CLKOUT1 DIFFIO_RX_T31p DIFFOUT_T62p B20 No7C VREFB7CN0 IO CLK13n DIFFOUT_T63n A20 No7C VREFB7CN0 IO CLK13p DIFFOUT_T63p A21 No7C VREFB7CN0 IO CLK12n DIFFIO_RX_T32n DIFFOUT_T64n C21 No7C VREFB7CN0 IO CLK12p DIFFIO_RX_T32p DIFFOUT_T64p D21 No8C VREFB8CN0 IO CLK14p DIFFIO_RX_T33p DIFFOUT_T65p B22 No8C VREFB8CN0 IO CLK14n DIFFIO_RX_T33n DIFFOUT_T65n A22 No8C VREFB8CN0 IO CLK15p DIFFOUT_T66p D22 No8C VREFB8CN0 IO CLK15n DIFFOUT_T66n C22 No8C VREFB8CN0 IO PLL_T1_FBp/CLKOUT1 DIFFIO_RX_T34p DIFFOUT_T67p F22 No8C VREFB8CN0 IO PLL_T1_FBn/CLKOUT2 DIFFIO_RX_T34n DIFFOUT_T67n E22 No8C VREFB8CN0 IO PLL_T1_CLKOUT0p DIFFOUT_T68p F23 No8C VREFB8CN0 IO PLL_T1_CLKOUT0n DIFFOUT_T68n E23 No8C VREFB8CN0 IO DIFFIO_RX_T35p DIFFOUT_T69p B23 No8C VREFB8CN0 IO DIFFIO_RX_T35n DIFFOUT_T69n A23 No8C VREFB8CN0 IO PLL_T1_CLKOUT3 DIFFOUT_T70p P23 No8C VREFB8CN0 IO PLL_T1_CLKOUT4 DIFFOUT_T70n R24 No8C VREFB8CN0 IO DIFFIO_RX_T36p DIFFOUT_T71p D23 Yes8C VREFB8CN0 IO DIFFIO_RX_T36n DIFFOUT_T71n C23 Yes8C VREFB8CN0 IO DIFFOUT_T72p N23 Yes DQ20T8C VREFB8CN0 IO DIFFOUT_T72n M23 Yes DQ20T8C VREFB8CN0 IO DIFFIO_RX_T37p DIFFOUT_T73p K24 Yes DQS20T8C VREFB8CN0 IO DIFFIO_RX_T37n DIFFOUT_T73n K23 Yes DQSn20T8C VREFB8CN0 IO DIFFOUT_T74p N24 Yes DQ20T8C VREFB8CN0 IO DIFFOUT_T74n M24 Yes DQ20T8C VREFB8CN0 IO DIFFIO_RX_T38p DIFFOUT_T75p G24 Yes DQ21T DQ22T8C VREFB8CN0 IO DIFFIO_RX_T38n DIFFOUT_T75n G23 Yes DQ21T DQ22T8C VREFB8CN0 IO DIFFOUT_T76p J23 Yes DQ21T DQ22T8C VREFB8CN0 IO DIFFOUT_T76n H23 Yes DQ21T DQ22T8C VREFB8CN0 IO DIFFIO_RX_T39p DIFFOUT_T77p F25 Yes DQS21T DQS22T/CQ22T8C VREFB8CN0 IO DIFFIO_RX_T39n DIFFOUT_T77n E25 Yes DQSn21T DQSn22T/DQ22T8C VREFB8CN0 IO DIFFOUT_T78p D25 Yes DQ22T DQ22T8C VREFB8CN0 IO DIFFOUT_T78n D24 Yes DQ22T DQ22T8C VREFB8CN0 IO RUP8C DIFFIO_RX_T40p DIFFOUT_T79p A25 Yes DQS22T DQ22T/CQn22T8C VREFB8CN0 IO RDN8C DIFFIO_RX_T40n DIFFOUT_T79n A24 Yes DQSn22T DQ22T8C VREFB8CN0 IO DIFFOUT_T80p C25 Yes DQ22T DQ22T8C VREFB8CN0 IO DIFFOUT_T80n B25 Yes DQ22T DQ22T8B VREFB8BN0 IO DIFFIO_RX_T41p DIFFOUT_T81p A28 Yes DQ23T DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T41n DIFFOUT_T81n A27 Yes DQ23T DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T82p A26 Yes DQ23T DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T82n B26 Yes DQ23T DQ27T DQ29T DQ30T

Page 58: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 58 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

8B VREFB8BN0 IO DIFFIO_RX_T42p DIFFOUT_T83p C28 Yes DQS23T DQS27T/CQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T42n DIFFOUT_T83n B28 Yes DQSn23T DQSn27T/DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T84p D27 Yes DQ24T DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T84n F28 Yes DQ24T DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T43p DIFFOUT_T85p F26 Yes DQS24T DQ27T/CQn27T DQS29T/CQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T43n DIFFOUT_T85n E26 Yes DQSn24T DQ27T DQSn29T/DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T86p C26 Yes DQ24T DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T86n D26 Yes DQ24T DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T44p DIFFOUT_T87p H25 Yes DQ25T DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T44n DIFFOUT_T87n G25 Yes DQ25T DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T88p J25 Yes DQ25T DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T88n J26 Yes DQ25T DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T45p DIFFOUT_T89p H26 Yes DQS25T DQS28T/CQ28T DQ29T/CQn29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T45n DIFFOUT_T89n G26 Yes DQSn25T DQSn28T/DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T90p M25 Yes DQ26T DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T90n M27 Yes DQ26T DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T46p DIFFOUT_T91p K27 Yes DQS26T DQ28T/CQn28T DQ29T DQS30T/CQ30T8B VREFB8BN0 IO DIFFIO_RX_T46n DIFFOUT_T91n K26 Yes DQSn26T DQ28T DQ29T DQSn30T/DQ30T8B VREFB8BN0 IO DIFFOUT_T92p K25 Yes DQ26T DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T92n L25 Yes DQ26T DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T47p DIFFOUT_T93p C29 Yes DQ27T DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T47n DIFFOUT_T93n B29 Yes DQ27T DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T94p A29 Yes DQ27T DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T94n A30 Yes DQ27T DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T48p DIFFOUT_T95p B31 Yes DQS27T DQS29T/CQ29T DQ30T DQ30T/CQn30T8B VREFB8BN0 IO DIFFIO_RX_T48n DIFFOUT_T95n A31 Yes DQSn27T DQSn29T/DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T96p P26 Yes DQ28T DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T96n N25 Yes DQ28T DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T49p DIFFOUT_T97p N27 Yes DQS28T DQ29T/CQn29T DQS30T/CQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T49n DIFFOUT_T97n N26 Yes DQSn28T DQ29T DQSn30T/DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T98p P25 Yes DQ28T DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T98n R26 Yes DQ28T DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T50p DIFFOUT_T99p G28 Yes DQ29T DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T50n DIFFOUT_T99n G27 Yes DQ29T DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T100p K28 Yes DQ29T DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T100n J28 Yes DQ29T DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T51p DIFFOUT_T101p H28 Yes DQS29T DQS30T/CQ30T DQ30T/CQn30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T51n DIFFOUT_T101n G29 Yes DQSn29T DQSn30T/DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T102p E28 Yes DQ30T DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T102n D28 Yes DQ30T DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T52p DIFFOUT_T103p F29 Yes DQS30T DQ30T/CQn30T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T52n DIFFOUT_T103n E29 Yes DQSn30T DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T104p D29 Yes DQ30T DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T104n D30 Yes DQ30T DQ30T DQ30T DQ30T8A VREFB8AN0 IO DIFFIO_RX_T53p DIFFOUT_T105p C32 Yes DQ31T DQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T53n DIFFOUT_T105n B32 Yes DQ31T DQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T106p A32 Yes DQ31T DQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T106n A33 Yes DQ31T DQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T54p DIFFOUT_T107p D31 Yes DQS31T DQS35T/CQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T54n DIFFOUT_T107n C31 Yes DQSn31T DQSn35T/DQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T108p N28 Yes DQ32T DQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T108n P28 Yes DQ32T DQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T55p DIFFOUT_T109p M28 Yes DQS32T DQ35T/CQn35T DQS37T/CQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T55n DIFFOUT_T109n L28 Yes DQSn32T DQ35T DQSn37T/DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T110p R29 Yes DQ32T DQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T110n R28 Yes DQ32T DQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T56p DIFFOUT_T111p F31 Yes DQ33T DQ36T DQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T56n DIFFOUT_T111n E31 Yes DQ33T DQ36T DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T112p D32 Yes DQ33T DQ36T DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T112n D33 Yes DQ33T DQ36T DQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T57p DIFFOUT_T113p F32 Yes DQS33T DQS36T/CQ36T DQ37T/CQn37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T57n DIFFOUT_T113n E32 Yes DQSn33T DQSn36T/DQ36T DQ37T DQ38T

Page 59: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 59 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

8A VREFB8AN0 IO DIFFOUT_T114p G31 Yes DQ34T DQ36T DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T114n H31 Yes DQ34T DQ36T DQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T58p DIFFOUT_T115p J29 Yes DQS34T DQ36T/CQn36T DQ37T DQS38T/CQ38T8A VREFB8AN0 IO DIFFIO_RX_T58n DIFFOUT_T115n H29 Yes DQSn34T DQ36T DQ37T DQSn38T/DQ38T8A VREFB8AN0 IO DIFFOUT_T116p K30 Yes DQ34T DQ36T DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T116n K29 Yes DQ34T DQ36T DQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T59p DIFFOUT_T117p B35 Yes DQ35T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T59n DIFFOUT_T117n A35 Yes DQ35T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T118p A34 Yes DQ35T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T118n B34 Yes DQ35T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T60p DIFFOUT_T119p A37 Yes DQS35T DQS37T/CQ37T DQ38T DQ38T/CQn38T8A VREFB8AN0 IO DIFFIO_RX_T60n DIFFOUT_T119n A36 Yes DQSn35T DQSn37T/DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T120p D36 Yes DQ36T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T120n D34 Yes DQ36T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T61p DIFFOUT_T121p C35 Yes DQS36T DQ37T/CQn37T DQS38T/CQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T61n DIFFOUT_T121n C34 Yes DQSn36T DQ37T DQSn38T/DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T122p D35 Yes DQ36T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T122n E34 Yes DQ36T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T62p DIFFOUT_T123p H32 Yes DQ37T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T62n DIFFOUT_T123n G32 Yes DQ37T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T124p L31 Yes DQ37T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T124n K31 Yes DQ37T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T63p DIFFOUT_T125p J32 Yes DQS37T DQS38T/CQ38T DQ38T/CQn38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T63n DIFFOUT_T125n J31 Yes DQSn37T DQSn38T/DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T126p M29 Yes DQ38T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T126n L29 Yes DQ38T DQ38T DQ38T DQ38T8A VREFB8AN0 IO RUP8A DIFFIO_RX_T64p DIFFOUT_T127p N30 Yes DQS38T DQ38T/CQn38T DQ38T DQ38T8A VREFB8AN0 IO RDN8A DIFFIO_RX_T64n DIFFOUT_T127n M30 Yes DQSn38T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T128p P29 Yes DQ38T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T128n N29 Yes DQ38T DQ38T DQ38T DQ38TQL2 GXB_TX_L11p D39 NoQL2 GXB_TX_L11n D40 NoQL2 GXB_RX_L11p E41 NoQL2 GXB_RX_L11n E42 NoQL2 GXB_TX_L10p F39 NoQL2 GXB_TX_L10n F40 NoQL2 GXB_RX_L10p G41 NoQL2 GXB_RX_L10n G42 NoQL2 GXB_CMUTX_L5p H39 NoQL2 GXB_CMUTX_L5n H40 NoQL2 REFCLK_L5p,GXB_CMURX_L5p J41 NoQL2 REFCLK_L5n,GXB_CMURX_L5n J42 NoQL2 GXB_CMUTX_L4p K39 NoQL2 GXB_CMUTX_L4n K40 NoQL2 REFCLK_L4p,GXB_CMURX_L4p L41 NoQL2 REFCLK_L4n,GXB_CMURX_L4n L42 NoQL2 GXB_TX_L9p M39 NoQL2 GXB_TX_L9n M40 NoQL2 GXB_RX_L9p N41 NoQL2 GXB_RX_L9n N42 NoQL2 GXB_TX_L8p P39 NoQL2 GXB_TX_L8n P40 NoQL2 GXB_RX_L8p R41 NoQL2 GXB_RX_L8n R42 NoQL1 GXB_TX_L7p T39 NoQL1 GXB_TX_L7n T40 NoQL1 GXB_RX_L7p U41 NoQL1 GXB_RX_L7n U42 NoQL1 GXB_TX_L6p V39 NoQL1 GXB_TX_L6n V40 NoQL1 GXB_RX_L6p W41 NoQL1 GXB_RX_L6n W42 No

Page 60: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 60 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

QL1 GXB_CMUTX_L3p Y39 NoQL1 GXB_CMUTX_L3n Y40 NoQL1 REFCLK_L3p,GXB_CMURX_L3p AA41 NoQL1 REFCLK_L3n,GXB_CMURX_L3n AA42 NoQL1 GXB_CMUTX_L2p AB39 NoQL1 GXB_CMUTX_L2n AB40 NoQL1 REFCLK_L2p,GXB_CMURX_L2p AC41 NoQL1 REFCLK_L2n,GXB_CMURX_L2n AC42 NoQL1 GXB_TX_L5p AD39 NoQL1 GXB_TX_L5n AD40 NoQL1 GXB_RX_L5p AE41 NoQL1 GXB_RX_L5n AE42 NoQL1 GXB_TX_L4p AF39 NoQL1 GXB_TX_L4n AF40 NoQL1 GXB_RX_L4p AG41 NoQL1 GXB_RX_L4n AG42 NoQL0 GXB_TX_L3p AH39 NoQL0 GXB_TX_L3n AH40 NoQL0 GXB_RX_L3p AJ41 NoQL0 GXB_RX_L3n AJ42 NoQL0 GXB_TX_L2p AK39 NoQL0 GXB_TX_L2n AK40 NoQL0 GXB_RX_L2p AL41 NoQL0 GXB_RX_L2n AL42 NoQL0 GXB_CMUTX_L1p AM39 NoQL0 GXB_CMUTX_L1n AM40 NoQL0 REFCLK_L1p,GXB_CMURX_L1p AN41 NoQL0 REFCLK_L1n,GXB_CMURX_L1n AN42 NoQL0 GXB_CMUTX_L0p AP39 NoQL0 GXB_CMUTX_L0n AP40 NoQL0 REFCLK_L0p,GXB_CMURX_L0p AR41 NoQL0 REFCLK_L0n,GXB_CMURX_L0n AR42 NoQL0 GXB_TX_L1p AT39 NoQL0 GXB_TX_L1n AT40 NoQL0 GXB_RX_L1p AU41 NoQL0 GXB_RX_L1n AU42 NoQL0 GXB_TX_L0p AV39 NoQL0 GXB_TX_L0n AV40 NoQL0 GXB_RX_L0p AW41 NoQL0 GXB_RX_L0n AW42 NoQR0 GXB_RX_R0n AW1 NoQR0 GXB_RX_R0p AW2 NoQR0 GXB_TX_R0n AV3 NoQR0 GXB_TX_R0p AV4 NoQR0 GXB_RX_R1n AU1 NoQR0 GXB_RX_R1p AU2 NoQR0 GXB_TX_R1n AT3 NoQR0 GXB_TX_R1p AT4 NoQR0 REFCLK_R0n,GXB_CMURX_R0n AR1 NoQR0 REFCLK_R0p,GXB_CMURX_R0p AR2 NoQR0 GXB_CMUTX_R0n AP3 NoQR0 GXB_CMUTX_R0p AP4 NoQR0 REFCLK_R1n,GXB_CMURX_R1n AN1 NoQR0 REFCLK_R1p,GXB_CMURX_R1p AN2 NoQR0 GXB_CMUTX_R1n AM3 NoQR0 GXB_CMUTX_R1p AM4 NoQR0 GXB_RX_R2n AL1 NoQR0 GXB_RX_R2p AL2 NoQR0 GXB_TX_R2n AK3 NoQR0 GXB_TX_R2p AK4 NoQR0 GXB_RX_R3n AJ1 NoQR0 GXB_RX_R3p AJ2 No

Page 61: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 61 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

QR0 GXB_TX_R3n AH3 NoQR0 GXB_TX_R3p AH4 NoQR1 GXB_RX_R4n AG1 NoQR1 GXB_RX_R4p AG2 NoQR1 GXB_TX_R4n AF3 NoQR1 GXB_TX_R4p AF4 NoQR1 GXB_RX_R5n AE1 NoQR1 GXB_RX_R5p AE2 NoQR1 GXB_TX_R5n AD3 NoQR1 GXB_TX_R5p AD4 NoQR1 REFCLK_R2n,GXB_CMURX_R2n AC1 NoQR1 REFCLK_R2p,GXB_CMURX_R2p AC2 NoQR1 GXB_CMUTX_R2n AB3 NoQR1 GXB_CMUTX_R2p AB4 NoQR1 REFCLK_R3n,GXB_CMURX_R3n AA1 NoQR1 REFCLK_R3p,GXB_CMURX_R3p AA2 NoQR1 GXB_CMUTX_R3n Y3 NoQR1 GXB_CMUTX_R3p Y4 NoQR1 GXB_RX_R6n W1 NoQR1 GXB_RX_R6p W2 NoQR1 GXB_TX_R6n V3 NoQR1 GXB_TX_R6p V4 NoQR1 GXB_RX_R7n U1 NoQR1 GXB_RX_R7p U2 NoQR1 GXB_TX_R7n T3 NoQR1 GXB_TX_R7p T4 NoQR2 GXB_RX_R8n R1 NoQR2 GXB_RX_R8p R2 NoQR2 GXB_TX_R8n P3 NoQR2 GXB_TX_R8p P4 NoQR2 GXB_RX_R9n N1 NoQR2 GXB_RX_R9p N2 NoQR2 GXB_TX_R9n M3 NoQR2 GXB_TX_R9p M4 NoQR2 REFCLK_R4n,GXB_CMURX_R4n L1 NoQR2 REFCLK_R4p,GXB_CMURX_R4p L2 NoQR2 GXB_CMUTX_R4n K3 NoQR2 GXB_CMUTX_R4p K4 NoQR2 REFCLK_R5n,GXB_CMURX_R5n J1 NoQR2 REFCLK_R5p,GXB_CMURX_R5p J2 NoQR2 GXB_CMUTX_R5n H3 NoQR2 GXB_CMUTX_R5p H4 NoQR2 GXB_RX_R10n G1 NoQR2 GXB_RX_R10p G2 NoQR2 GXB_TX_R10n F3 NoQR2 GXB_TX_R10p F4 NoQR2 GXB_RX_R11n E1 NoQR2 GXB_RX_R11p E2 NoQR2 GXB_TX_R11n D3 NoQR2 GXB_TX_R11p D4 No

GND BB4 NoGND AA22 NoGND B39 NoGND BA6 NoGND BA9 NoGND BA12 NoGND BA15 NoGND BA18 NoGND BA21 NoGND BA24 NoGND BA27 NoGND BA30 No

Page 62: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 62 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND BA33 NoGND BA36 NoGND BA39 NoGND AV6 NoGND AV9 NoGND AV12 NoGND AV15 NoGND AV18 NoGND AV21 NoGND AV24 NoGND AV27 NoGND AV30 NoGND AV33 NoGND AV36 NoGND AR6 NoGND AR9 NoGND AR12 NoGND AR15 NoGND AR18 NoGND AR21 NoGND AR24 NoGND AR27 NoGND AR30 NoGND AR33 NoGND AR36 NoGND AM6 NoGND AM9 NoGND AM12 NoGND AM15 NoGND AM18 NoGND AM21 NoGND AM24 NoGND AM27 NoGND AM30 NoGND AM33 NoGND AM36 NoGND AJ6 NoGND AJ9 NoGND AJ12 NoGND AJ15 NoGND AJ18 NoGND AJ21 NoGND AJ24 NoGND AJ27 NoGND AJ30 NoGND AJ33 NoGND AJ36 NoGND AG16 NoGND AG18 NoGND AG20 NoGND AG22 NoGND AG24 NoGND AG26 NoGND AG28 NoGND AF9 NoGND AF12 NoGND AF15 NoGND AF17 NoGND AF19 NoGND AF21 NoGND AF23 NoGND AF25 No

Page 63: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 63 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND AF27 NoGND AF30 NoGND AF33 NoGND AE16 NoGND AE18 NoGND AE20 NoGND AE22 NoGND AE24 NoGND AE26 NoGND AE28 NoGND AD15 NoGND AD17 NoGND AD19 NoGND AD21 NoGND AD23 NoGND AD25 NoGND AD27 NoGND AC9 NoGND AC12 NoGND AC16 NoGND AC18 NoGND AC20 NoGND AC22 NoGND AC24 NoGND AC26 NoGND AC28 NoGND AC30 NoGND AC33 NoGND AB15 NoGND AB17 NoGND AB19 NoGND AB23 NoGND AB25 NoGND AB27 NoGND AA16 NoGND AA18 NoGND AA20 NoGND AA24 NoGND AA26 NoGND AA28 NoGND Y10 NoGND Y12 NoGND Y15 NoGND Y17 NoGND Y19 NoGND Y21 NoGND Y23 NoGND Y25 NoGND Y27 NoGND Y30 NoGND Y33 NoGND W16 NoGND W18 NoGND W20 NoGND W22 NoGND W24 NoGND W26 NoGND W28 NoGND V15 NoGND V17 NoGND V19 NoGND V21 No

Page 64: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 64 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND V23 NoGND V25 NoGND V27 NoGND U9 NoGND U12 NoGND U16 NoGND U18 NoGND U20 NoGND U22 NoGND U24 NoGND U26 NoGND U28 NoGND U30 NoGND U33 NoGND T15 NoGND T17 NoGND T19 NoGND T21 NoGND T23 NoGND T25 NoGND T27 NoGND P6 NoGND P9 NoGND P12 NoGND P15 NoGND P18 NoGND P21 NoGND P24 NoGND P27 NoGND P30 NoGND P33 NoGND P36 NoGND L6 NoGND L9 NoGND L12 NoGND L15 NoGND L18 NoGND L21 NoGND L24 NoGND L27 NoGND L30 NoGND L33 NoGND L36 NoGND H6 NoGND H9 NoGND H12 NoGND H15 NoGND H18 NoGND H21 NoGND H24 NoGND H27 NoGND H30 NoGND H33 NoGND H36 NoGND E6 NoGND E9 NoGND E12 NoGND E15 NoGND E18 NoGND E21 NoGND E24 NoGND E27 No

Page 65: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 65 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND E30 NoGND E33 NoGND E36 NoGND B6 NoGND B9 NoGND B12 NoGND B15 NoGND B18 NoGND B21 NoGND B24 NoGND B27 NoGND B30 NoGND B33 NoGND B36 NoGND B42 NoGND B41 NoGND C40 NoGND C39 NoGND D42 NoGND D41 NoGND E40 NoGND E39 NoGND F42 NoGND F41 NoGND G40 NoGND G39 NoGND H42 NoGND H41 NoGND J40 NoGND J39 NoGND K42 NoGND K41 NoGND L40 NoGND L39 NoGND M42 NoGND M41 NoGND N40 NoGND N39 NoGND P42 NoGND P41 NoGND R40 NoGND R39 NoGND T42 NoGND T41 NoGND U40 NoGND U39 NoGND U37 NoGND V42 NoGND V41 NoGND V38 NoGND V36 NoGND W40 NoGND W39 NoGND Y42 NoGND Y41 NoGND C41 NoGND BB41 NoGND BA41 NoGND AY41 NoGND AY42 NoGND AW39 NoGND AW40 No

Page 66: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 66 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND AV41 NoGND AV42 NoGND AU39 NoGND AU40 NoGND AT41 NoGND AT42 NoGND AR39 NoGND AR40 NoGND AP41 NoGND AP42 NoGND AN39 NoGND AN40 NoGND AM41 NoGND AM42 NoGND AL39 NoGND AL40 NoGND AK41 NoGND AK42 NoGND AJ39 NoGND AJ40 NoGND AH41 NoGND AH42 NoGND AG39 NoGND AG40 NoGND AF37 NoGND AF41 NoGND AF42 NoGND AE39 NoGND AE40 NoGND AD36 NoGND AD38 NoGND AD41 NoGND AD42 NoGND AC37 NoGND AC39 NoGND AC40 NoGND AB38 NoGND AB41 NoGND AB42 NoGND AA36 NoGND AA39 NoGND AA40 NoGND Y37 NoGND B2 NoGND B1 NoGND C4 NoGND C3 NoGND D2 NoGND D1 NoGND E4 NoGND E3 NoGND F2 NoGND F1 NoGND G4 NoGND G3 NoGND H2 NoGND H1 NoGND J4 NoGND J3 NoGND K2 NoGND K1 NoGND L4 No

Page 67: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 67 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND L3 NoGND M2 NoGND M1 NoGND N4 NoGND N3 NoGND P2 NoGND P1 NoGND R4 NoGND R3 NoGND T2 NoGND T1 NoGND U6 NoGND U4 NoGND U3 NoGND V7 NoGND V5 NoGND V2 NoGND V1 NoGND W4 NoGND W3 NoGND Y6 NoGND Y2 NoGND Y1 NoGND AA7 NoGND AA4 NoGND AA3 NoGND AB5 NoGND AB2 NoGND AB1 NoGND AC6 NoGND AC4 NoGND AC3 NoGND AD7 NoGND AD5 NoGND AD2 NoGND AD1 NoGND AE4 NoGND AE3 NoGND AF6 NoGND AF2 NoGND AF1 NoGND AG4 NoGND AG3 NoGND AH2 NoGND AH1 NoGND AJ4 NoGND AJ3 NoGND AK2 NoGND AK1 NoGND AL4 NoGND AL3 NoGND AM2 NoGND AM1 NoGND AN4 NoGND AN3 NoGND AP2 NoGND C2 NoGND BB2 NoGND BA2 NoGND AY1 NoGND AY2 NoGND AW3 No

Page 68: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 68 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND AW4 NoGND AV1 NoGND AV2 NoGND AU3 NoGND AU4 NoGND AT1 NoGND AT2 NoGND AR3 NoGND AR4 NoGND AP1 NoVCC AA21 NoVCC U23 NoVCC AG17 NoVCC AG27 NoVCC AF16 NoVCC AF20 NoVCC AF22 NoVCC AF26 NoVCC AE17 NoVCC AE19 NoVCC AE21 NoVCC AE23 NoVCC AE27 NoVCC AD16 NoVCC AD20 NoVCC AD22 NoVCC AD24 NoVCC AD26 NoVCC AC17 NoVCC AC19 NoVCC AC21 NoVCC AC23 NoVCC AC27 NoVCC AB16 NoVCC AB20 NoVCC AB22 NoVCC AB24 NoVCC AB26 NoVCC AA17 NoVCC AA19 NoVCC AA23 NoVCC AA27 NoVCC Y16 NoVCC Y20 NoVCC Y22 NoVCC Y24 NoVCC Y26 NoVCC W17 NoVCC W19 NoVCC W21 NoVCC W23 NoVCC W27 NoVCC V16 NoVCC V20 NoVCC V22 NoVCC V24 NoVCC V26 NoVCC U17 NoVCC U21 NoVCC U27 NoVCC T16 NoVCC T26 No

Page 69: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 69 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

VCC AF28 NoVCC AF36 NoVCC AE36 NoVCC AD28 NoVCC AC36 NoVCC AB28 NoVCC AB36 NoVCC Y28 NoVCC Y36 NoVCC W36 NoVCC U25 NoVCC AG19 NoVCC AG21 NoVCC AG23 NoVCC AG25 NoVCC AF18 NoVCC AF24 NoVCC AE25 NoVCC AD18 NoVCC AC25 NoVCC AB18 NoVCC AA25 NoVCC Y18 NoVCC W25 NoVCC V18 NoVCC U19 NoVCC T18 NoVCC T20 NoVCC T22 NoVCC T24 NoVCC V28 NoVCC AF7 NoVCC AE7 NoVCC AE15 NoVCC AC7 NoVCC AC15 NoVCC AB7 NoVCC AA15 NoVCC Y7 NoVCC W7 NoVCC W15 NoVCC U15 NoVCCPT AB31 NoVCCPT AA31 NoVCCPT AT21 NoVCCPT AA12 NoVCCPT AB12 NoVCCPT G21 NoDNU AB21 NoVCCPGM AV34 NoVCCPGM AU9 NoTEMPDIODEn A3 NoTEMPDIODEp A4 NoVCC_CLKIN3C AN22 NoVCC_CLKIN4C AN21 NoVCC_CLKIN7C K21 NoVCC_CLKIN8C J22 NoVCCBAT F9 NoVCCA_PLL_B1 AR22 NoVCCA_PLL_B2 AR20 NoVCCA_PLL_L1 K32 NoVCCA_PLL_L2 AA33 No

Page 70: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 70 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

VCCA_PLL_L3 AB33 NoVCCA_PLL_L4 AP32 NoVCCA_PLL_R1 J11 NoVCCA_PLL_R2 AA10 NoVCCA_PLL_R3 AB10 NoVCCA_PLL_R4 AN11 NoVCCA_PLL_T1 G22 NoVCCA_PLL_T2 H20 NoVCCD_PLL_B1 AP22 NoVCCD_PLL_B2 AP21 NoVCCD_PLL_L1 L32 NoVCCD_PLL_L2 AA32 NoVCCD_PLL_L3 AB32 NoVCCD_PLL_L4 AN32 NoVCCD_PLL_R1 J12 NoVCCD_PLL_R2 AA11 NoVCCD_PLL_R3 AB11 NoVCCD_PLL_R4 AN12 NoVCCD_PLL_T1 H22 NoVCCD_PLL_T2 J21 NoVCCIO1A D37 NoVCCIO1A M33 NoVCCIO1A J33 NoVCCIO1A J36 NoVCCIO1A F35 NoVCCIO1C W33 NoVCCIO1C U34 NoVCCIO1C P37 NoVCCIO1C M36 NoVCCIO2A AG31 NoVCCIO2A AU37 NoVCCIO2A AT34 NoVCCIO2A AP35 NoVCCIO2A AL32 NoVCCIO2C AD34 NoVCCIO2C AJ37 NoVCCIO2C AG34 NoVCCIO2C AD30 NoVCCIO3A AK29 NoVCCIO3A AY35 NoVCCIO3A AW32 NoVCCIO3A AT31 NoVCCIO3A AN29 NoVCCIO3B AK26 NoVCCIO3B AY29 NoVCCIO3B AW26 NoVCCIO3B AT26 NoVCCIO3B AN26 NoVCCIO3C AL23 NoVCCIO3C AY23 NoVCCIO3C AT23 NoVCCIO4A AK14 NoVCCIO4A AY8 NoVCCIO4A AW11 NoVCCIO4A AT10 NoVCCIO4A AP14 NoVCCIO4B AY13 NoVCCIO4B AY16 NoVCCIO4B AU16 NoVCCIO4B AP16 NoVCCIO4B AL17 NoVCCIO4C AY20 No

Page 71: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 71 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

VCCIO4C AT20 NoVCCIO4C AL20 NoVCCIO5A AG13 NoVCCIO5A AU7 NoVCCIO5A AN7 NoVCCIO5A AN10 NoVCCIO5A AK11 NoVCCIO5C AD13 NoVCCIO5C AJ8 NoVCCIO5C AG11 NoVCCIO5C AD10 NoVCCIO6A N13 NoVCCIO6A T13 NoVCCIO6A M10 NoVCCIO6A J10 NoVCCIO6A F7 NoVCCIO6C K7 NoVCCIO6C W11 NoVCCIO6C U10 NoVCCIO6C P8 NoVCCIO7A F12 NoVCCIO7A J15 NoVCCIO7A C7 NoVCCIO7A C9 NoVCCIO7A C12 NoVCCIO7B J18 NoVCCIO7B F15 NoVCCIO7B F18 NoVCCIO7B C15 NoVCCIO7B C18 NoVCCIO7C F19 NoVCCIO7C M22 NoVCCIO7C C20 NoVCCIO8A F30 NoVCCIO8A J30 NoVCCIO8A F33 NoVCCIO8A C33 NoVCCIO8A C36 NoVCCIO8B C30 NoVCCIO8B L26 NoVCCIO8B J27 NoVCCIO8B F27 NoVCCIO8B C27 NoVCCIO8C C24 NoVCCIO8C J24 NoVCCIO8C F24 NoVCCPD1A U29 NoVCCPD1C AB29 NoVCCPD2A AF29 NoVCCPD2C AD29 NoVCCPD3A AH27 NoVCCPD3B AH24 NoVCCPD3C AH22 NoVCCPD4A AH16 NoVCCPD4B AH17 NoVCCPD4C AH19 NoVCCPD5A AE14 NoVCCPD5C AB14 NoVCCPD6A V14 NoVCCPD6C AA14 NoVCCPD7A R16 NoVCCPD7B R19 No

Page 72: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 72 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

VCCPD7C R20 NoVCCPD8A R27 NoVCCPD8B R25 NoVCCPD8C R23 No

1A VREFB1AN0 VREFB1AN0 VREFB1AN0 R30 No1C VREFB1CN0 VREFB1CN0 VREFB1CN0 W31 No2A VREFB2AN0 VREFB2AN0 VREFB2AN0 AG30 No2C VREFB2CN0 VREFB2CN0 VREFB2CN0 AC32 No3A VREFB3AN0 VREFB3AN0 VREFB3AN0 AP29 No3B VREFB3BN0 VREFB3BN0 VREFB3BN0 AM25 No3C VREFB3CN0 VREFB3CN0 VREFB3CN0 AT22 No4A VREFB4AN0 VREFB4AN0 VREFB4AN0 AR14 No4B VREFB4BN0 VREFB4BN0 VREFB4BN0 AN18 No4C VREFB4CN0 VREFB4CN0 VREFB4CN0 AM20 No5A VREFB5AN0 VREFB5AN0 VREFB5AN0 AH12 No5C VREFB5CN0 VREFB5CN0 VREFB5CN0 AE12 No6A VREFB6AN0 VREFB6AN0 VREFB6AN0 R12 No6C VREFB6CN0 VREFB6CN0 VREFB6CN0 W12 No7A VREFB7AN0 VREFB7AN0 VREFB7AN0 H14 No7B VREFB7BN0 VREFB7BN0 VREFB7BN0 K18 No7C VREFB7CN0 VREFB7CN0 VREFB7CN0 G20 No8A VREFB8AN0 VREFB8AN0 VREFB8AN0 G30 No8B VREFB8BN0 VREFB8BN0 VREFB8BN0 M26 No8C VREFB8CN0 VREFB8CN0 VREFB8CN0 L23 No

NC A39 NoNC BA37 NoNC BB5 NoNC B3 NoNC AY40 NoNC BA40 NoNC BA3 NoNC AY3 NoNC AM31 NoNC AM32 NoNC AK13 NoNC AG15 NoNC AC29 NoNC AB30 NoNC R14 NoNC G10 NoVCCAUX J34 NoVCCAUX AU34 NoVCCAUX AP10 NoVCCAUX H10 NoVCCA_L AF38 NoVCCA_L T38 NoVCCA_R AF5 NoVCCA_R T5 NoVCCH_GXBL0 AE38 NoVCCH_GXBL1 AA38 NoVCCH_GXBL2 W38 NoVCCH_GXBR0 AE5 NoVCCH_GXBR1 AA5 NoVCCH_GXBR2 W5 NoVCCL_GXBL0 AD37 NoVCCL_GXBL0 AE37 NoVCCL_GXBL1 AB37 NoVCCL_GXBL1 AA37 NoVCCL_GXBL2 W37 NoVCCL_GXBL2 V37 NoVCCL_GXBR0 AD6 NoVCCL_GXBR0 AE6 No

Page 73: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1760 Page 73 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1760

Dynamic OCT Support

DQS for X4 for F1760

DQS for X8/X9 for F1760

DQS for X16/X18 for FF1760

DQS for X32/X36 for F1760

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

VCCL_GXBR1 AB6 NoVCCL_GXBR1 AA6 NoVCCL_GXBR2 V6 NoVCCL_GXBR2 W6 NoVCCR_L AG36 NoVCCR_L U36 NoVCCR_R AG7 NoVCCR_R U7 NoVCCT_L Y38 NoVCCT_L AC38 NoVCCT_L U38 NoVCCT_R Y5 NoVCCT_R AC5 NoVCCT_R U5 NoVCCHIP_L AA34 NoVCCHIP_L AB34 NoVCCHIP_L Y34 NoVCCHIP_R AA9 NoVCCHIP_R AB9 NoVCCHIP_R Y9 NoRREF_L0 BA42 NoRREF_L1 C42 NoRREF_R0 BA1 NoRREF_R1 C1 No

Notes:1. Altera's external memory interface IPs do not support placement of the BWSn pins outside the DQS/DQ group adjacent to the x32/x36 DQS/DQ groups where the write data pins reside. When using x32/x36 DQS/DQ groups that have 40 pins, BWSn inputs are not supported. However, if you are not using Altera's memory interface IPs and you are using x32/x36 DQS/DQ groups that have 40 pins, you can place the BWSn pins in a separate ×4 DQS/DQ group adjacent to the x32/x36 DQS/DQ group where the write data pins reside.

Page 74: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 74 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

1A TDI TDI A36 No1A TMS TMS B36 No1A TRST TRST F36 No1A TCK TCK G35 No1A TDO TDO E36 No1A VREFB1AN0 PLL_L1_CLKn PLL_L1_CLKn E40 No1A VREFB1AN0 PLL_L1_CLKp PLL_L1_CLKp E39 No1A VREFB1AN0 IO PLL_L1_CLKOUT0n DIFFIO_TX_L1n DIFFOUT_L1n G34 Yes1A VREFB1AN0 IO PLL_L1_FB_CLKOUT0p DIFFIO_TX_L1p DIFFOUT_L1p H34 Yes1A VREFB1AN0 IO RDN1A DIFFIO_RX_L1n DIFFOUT_L2n E37 Yes1A VREFB1AN0 IO RUP1A DIFFIO_RX_L1p DIFFOUT_L2p F37 Yes1A VREFB1AN0 IO DIFFIO_TX_L2n DIFFOUT_L3n M33 Yes DQ1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L2p DIFFOUT_L3p N33 Yes DQ1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L2n DIFFOUT_L4n J34 Yes DQSn1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L2p DIFFOUT_L4p K34 Yes DQS1L DQ1L/CQn1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L3n DIFFOUT_L5n R31 Yes DQ1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L3p DIFFOUT_L5p T31 Yes DQ1L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L3n DIFFOUT_L6n J35 Yes DQSn2L DQSn1L/DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L3p DIFFOUT_L6p K35 Yes DQS2L DQS1L/CQ1L DQ1L/CQn1L1A VREFB1AN0 IO DIFFIO_TX_L4n DIFFOUT_L7n P31 Yes DQ2L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L4p DIFFOUT_L7p R30 Yes DQ2L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L4n DIFFOUT_L8n H36 Yes DQ2L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L4p DIFFOUT_L8p J36 Yes DQ2L DQ1L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L5n DIFFOUT_L9n M35 Yes DQ3L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L5p DIFFOUT_L9p N35 Yes DQ3L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L5n DIFFOUT_L10n E38 Yes DQSn3L DQ2L DQSn1L/DQ1L1A VREFB1AN0 IO DIFFIO_RX_L5p DIFFOUT_L10p F38 Yes DQS3L DQ2L/CQn2L DQS1L/CQ1L1A VREFB1AN0 IO DIFFIO_TX_L6n DIFFOUT_L11n L36 Yes DQ3L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L6p DIFFOUT_L11p M36 Yes DQ3L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L6n DIFFOUT_L12n G37 Yes DQSn4L DQSn2L/DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L6p DIFFOUT_L12p H37 Yes DQS4L DQS2L/CQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L7n DIFFOUT_L13n T30 Yes DQ4L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L7p DIFFOUT_L13p U30 Yes DQ4L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L7n DIFFOUT_L14n J37 Yes DQ4L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_RX_L7p DIFFOUT_L14p K37 Yes DQ4L DQ2L DQ1L1A VREFB1AN0 IO DIFFIO_TX_L8n DIFFOUT_L15n W31 Yes DQ5L DQ3L1A VREFB1AN0 IO DIFFIO_TX_L8p DIFFOUT_L15p W30 Yes DQ5L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L8n DIFFOUT_L16n H40 Yes DQSn5L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L8p DIFFOUT_L16p J40 Yes DQS5L DQ3L/CQn3L1A VREFB1AN0 IO DIFFIO_TX_L9n DIFFOUT_L17n L35 Yes DQ5L DQ3L1A VREFB1AN0 IO DIFFIO_TX_L9p DIFFOUT_L17p L34 Yes DQ5L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L9n DIFFOUT_L18n F40 Yes DQSn6L DQSn3L/DQ3L1A VREFB1AN0 IO DIFFIO_RX_L9p DIFFOUT_L18p F39 Yes DQS6L DQS3L/CQ3L1A VREFB1AN0 IO DIFFIO_TX_L10n DIFFOUT_L19n N34 Yes DQ6L DQ3L1A VREFB1AN0 IO DIFFIO_TX_L10p DIFFOUT_L19p P34 Yes DQ6L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L10n DIFFOUT_L20n H38 Yes DQ6L DQ3L1A VREFB1AN0 IO DIFFIO_RX_L10p DIFFOUT_L20p J38 Yes DQ6L DQ3L1A VREFB1AN0 IO DIFFIO_TX_L11n DIFFOUT_L21n V31 Yes DQ7L1A VREFB1AN0 IO DIFFIO_TX_L11p DIFFOUT_L21p V30 Yes DQ7L1A VREFB1AN0 IO DIFFIO_RX_L11n DIFFOUT_L22n G40 Yes DQSn7L1A VREFB1AN0 IO DIFFIO_RX_L11p DIFFOUT_L22p G39 Yes DQS7L1A VREFB1AN0 IO DIFFIO_TX_L12n DIFFOUT_L23n R33 Yes DQ7L1A VREFB1AN0 IO DIFFIO_TX_L12p DIFFOUT_L23p P32 Yes DQ7L1A VREFB1AN0 IO DIFFIO_RX_L12n DIFFOUT_L24n J39 Yes1A VREFB1AN0 IO DIFFIO_RX_L12p DIFFOUT_L24p K39 Yes1C VREFB1CN0 IO DIFFIO_TX_L19n DIFFOUT_L37n P36 Yes DQ12L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L19p DIFFOUT_L37p P35 Yes DQ12L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L19n DIFFOUT_L38n M38 Yes DQSn12L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L19p DIFFOUT_L38p M37 Yes DQS12L DQ12L/CQn12L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L20n DIFFOUT_L39n U32 Yes DQ12L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L20p DIFFOUT_L39p V32 Yes DQ12L DQ12L DQ12L

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

Page 75: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 75 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

1C VREFB1CN0 IO DIFFIO_RX_L20n DIFFOUT_L40n L39 Yes DQSn13L DQSn12L/DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L20p DIFFOUT_L40p L38 Yes DQS13L DQS12L/CQ12L DQ12L/CQn12L1C VREFB1CN0 IO DIFFIO_TX_L21n DIFFOUT_L41n T33 Yes DQ13L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L21p DIFFOUT_L41p U33 Yes DQ13L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L21n DIFFOUT_L42n M40 Yes DQ13L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L21p DIFFOUT_L42p M39 Yes DQ13L DQ12L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L22n DIFFOUT_L43n V34 Yes DQ14L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L22p DIFFOUT_L43p W33 Yes DQ14L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L22n DIFFOUT_L44n K40 Yes DQSn14L DQ13L DQSn12L/DQ12L1C VREFB1CN0 IO DIFFIO_RX_L22p DIFFOUT_L44p L40 Yes DQS14L DQ13L/CQn13L DQS12L/CQ12L1C VREFB1CN0 IO DIFFIO_TX_L23n DIFFOUT_L45n U36 Yes DQ14L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L23p DIFFOUT_L45p V35 Yes DQ14L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L23n DIFFOUT_L46n R38 Yes DQSn15L DQSn13L/DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L23p DIFFOUT_L46p R37 Yes DQS15L DQS13L/CQ13L DQ12L1C VREFB1CN0 IO CLKUSR DIFFIO_TX_L24n DIFFOUT_L47n V37 Yes DQ15L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_TX_L24p DIFFOUT_L47p V36 Yes DQ15L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L24n DIFFOUT_L48n N40 Yes DQ15L DQ13L DQ12L1C VREFB1CN0 IO DIFFIO_RX_L24p DIFFOUT_L48p N39 Yes DQ15L DQ13L DQ12L1C VREFB1CN0 IO DATA0 DIFFIO_TX_L25n DIFFOUT_L49n AA33 Yes DQ16L DQ14L1C VREFB1CN0 IO DATA1 DIFFIO_TX_L25p DIFFOUT_L49p Y32 Yes DQ16L DQ14L1C VREFB1CN0 IO DATA2 DIFFIO_RX_L25n DIFFOUT_L50n P38 Yes DQSn16L DQ14L1C VREFB1CN0 IO DATA3 DIFFIO_RX_L25p DIFFOUT_L50p P37 Yes DQS16L DQ14L/CQn14L1C VREFB1CN0 IO DATA4 DIFFIO_TX_L26n DIFFOUT_L51n U38 Yes DQ16L DQ14L1C VREFB1CN0 IO DATA5 DIFFIO_TX_L26p DIFFOUT_L51p U37 Yes DQ16L DQ14L1C VREFB1CN0 IO DATA6 DIFFIO_RX_L26n DIFFOUT_L52n R40 Yes DQSn17L DQSn14L/DQ14L1C VREFB1CN0 IO DATA7 DIFFIO_RX_L26p DIFFOUT_L52p P39 Yes DQS17L DQS14L/CQ14L1C VREFB1CN0 IO INIT_DONE DIFFIO_TX_L27n DIFFOUT_L53n Y31 Yes DQ17L DQ14L1C VREFB1CN0 IO CRC_ERROR DIFFIO_TX_L27p DIFFOUT_L53p AA31 Yes DQ17L DQ14L1C VREFB1CN0 IO DEV_OE DIFFIO_RX_L27n DIFFOUT_L54n R39 Yes DQ17L DQ14L1C VREFB1CN0 IO DEV_CLRn DIFFIO_RX_L27p DIFFOUT_L54p T39 Yes DQ17L DQ14L1C VREFB1CN0 IO PLL_L2_CLKOUT0n DIFFIO_TX_L28n DIFFOUT_L55n AA30 No1C VREFB1CN0 IO PLL_L2_FB_CLKOUT0p DIFFIO_TX_L28p DIFFOUT_L55p AB30 No1C VREFB1CN0 IO CLK0n DIFFIO_RX_L28n DIFFOUT_L56n U40 No1C VREFB1CN0 IO CLK0p DIFFIO_RX_L28p DIFFOUT_L56p U39 No1C VREFB1CN0 CLK1n CLK1n W40 No1C VREFB1CN0 CLK1p CLK1p V39 No2C VREFB2CN0 CLK3p CLK3p AD39 No2C VREFB2CN0 CLK3n CLK3n AD40 No2C VREFB2CN0 IO CLK2p DIFFIO_RX_L29p DIFFOUT_L57p AC39 No2C VREFB2CN0 IO CLK2n DIFFIO_RX_L29n DIFFOUT_L57n AC40 No2C VREFB2CN0 IO PLL_L3_FB_CLKOUT0p DIFFIO_TX_L29p DIFFOUT_L58p AB36 No2C VREFB2CN0 IO PLL_L3_CLKOUT0n DIFFIO_TX_L29n DIFFOUT_L58n AA36 No2C VREFB2CN0 IO DIFFIO_RX_L30p DIFFOUT_L59p AA38 Yes DQ18L DQ21L2C VREFB2CN0 IO DIFFIO_RX_L30n DIFFOUT_L59n Y38 Yes DQ18L DQ21L2C VREFB2CN0 IO DIFFIO_TX_L30p DIFFOUT_L60p AF36 Yes DQ18L DQ21L2C VREFB2CN0 IO DIFFIO_TX_L30n DIFFOUT_L60n AE36 Yes DQ18L DQ21L2C VREFB2CN0 IO DIFFIO_RX_L31p DIFFOUT_L61p AB39 Yes DQS18L DQS21L/CQ21L2C VREFB2CN0 IO DIFFIO_RX_L31n DIFFOUT_L61n AA39 Yes DQSn18L DQSn21L/DQ21L2C VREFB2CN0 IO DIFFIO_TX_L31p DIFFOUT_L62p AA37 Yes DQ19L DQ21L2C VREFB2CN0 IO DIFFIO_TX_L31n DIFFOUT_L62n Y37 Yes DQ19L DQ21L2C VREFB2CN0 IO DIFFIO_RX_L32p DIFFOUT_L63p Y39 Yes DQS19L DQ21L/CQn21L2C VREFB2CN0 IO DIFFIO_RX_L32n DIFFOUT_L63n AA40 Yes DQSn19L DQ21L2C VREFB2CN0 IO DIFFIO_TX_L32p DIFFOUT_L64p AF37 Yes DQ19L DQ21L2C VREFB2CN0 IO DIFFIO_TX_L32n DIFFOUT_L64n AF38 Yes DQ19L DQ21L2C VREFB2CN0 IO DIFFIO_RX_L33p DIFFOUT_L65p W37 Yes DQ20L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L33n DIFFOUT_L65n W38 Yes DQ20L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L33p DIFFOUT_L66p AF34 Yes DQ20L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L33n DIFFOUT_L66n AF35 Yes DQ20L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L34p DIFFOUT_L67p AE39 Yes DQS20L DQS22L/CQ22L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L34n DIFFOUT_L67n AE40 Yes DQSn20L DQSn22L/DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L34p DIFFOUT_L68p AF33 Yes DQ21L DQ22L DQ23L

Page 76: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 76 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

2C VREFB2CN0 IO DIFFIO_TX_L34n DIFFOUT_L68n AE33 Yes DQ21L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L35p DIFFOUT_L69p AD38 Yes DQS21L DQ22L/CQn22L DQS23L/CQ23L2C VREFB2CN0 IO DIFFIO_RX_L35n DIFFOUT_L69n AC38 Yes DQSn21L DQ22L DQSn23L/DQ23L2C VREFB2CN0 IO DIFFIO_TX_L35p DIFFOUT_L70p AF32 Yes DQ21L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L35n DIFFOUT_L70n AG33 Yes DQ21L DQ22L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L36p DIFFOUT_L71p AH39 Yes DQ22L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L36n DIFFOUT_L71n AG40 Yes DQ22L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L36p DIFFOUT_L72p AC37 Yes DQ22L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L36n DIFFOUT_L72n AB37 Yes DQ22L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L37p DIFFOUT_L73p AG39 Yes DQS22L DQS23L/CQ23L DQ23L/CQn23L2C VREFB2CN0 IO DIFFIO_RX_L37n DIFFOUT_L73n AF39 Yes DQSn22L DQSn23L/DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L37p DIFFOUT_L74p AD29 Yes DQ23L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L37n DIFFOUT_L74n AD30 Yes DQ23L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L38p DIFFOUT_L75p AH37 Yes DQS23L DQ23L/CQn23L DQ23L2C VREFB2CN0 IO DIFFIO_RX_L38n DIFFOUT_L75n AG38 Yes DQSn23L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L38p DIFFOUT_L76p AE30 Yes DQ23L DQ23L DQ23L2C VREFB2CN0 IO DIFFIO_TX_L38n DIFFOUT_L76n AE31 Yes DQ23L DQ23L DQ23L2B VREFB2BN0 IO DIFFIO_RX_L40p DIFFOUT_L79p AJ39 Yes2B VREFB2BN0 IO DIFFIO_RX_L40n DIFFOUT_L79n AJ40 Yes2B VREFB2BN0 IO DIFFIO_TX_L40p DIFFOUT_L80p AK34 Yes DQ25L2B VREFB2BN0 IO DIFFIO_TX_L40n DIFFOUT_L80n AK35 Yes DQ25L2B VREFB2BN0 IO DIFFIO_RX_L41p DIFFOUT_L81p AL39 Yes DQS25L2B VREFB2BN0 IO DIFFIO_RX_L41n DIFFOUT_L81n AL40 Yes DQSn25L2B VREFB2BN0 IO DIFFIO_TX_L41p DIFFOUT_L82p AJ36 Yes DQ25L2B VREFB2BN0 IO DIFFIO_TX_L41n DIFFOUT_L82n AJ37 Yes DQ25L2B VREFB2BN0 IO DIFFIO_RX_L42p DIFFOUT_L83p AM38 Yes DQ26L DQ27L2B VREFB2BN0 IO DIFFIO_RX_L42n DIFFOUT_L83n AM39 Yes DQ26L DQ27L2B VREFB2BN0 IO DIFFIO_TX_L42p DIFFOUT_L84p AL35 Yes DQ26L DQ27L2B VREFB2BN0 IO DIFFIO_TX_L42n DIFFOUT_L84n AK36 Yes DQ26L DQ27L2B VREFB2BN0 IO DIFFIO_RX_L43p DIFFOUT_L85p AK38 Yes DQS26L DQS27L/CQ27L2B VREFB2BN0 IO DIFFIO_RX_L43n DIFFOUT_L85n AK39 Yes DQSn26L DQSn27L/DQ27L2B VREFB2BN0 IO DIFFIO_TX_L43p DIFFOUT_L86p AH31 Yes DQ27L DQ27L2B VREFB2BN0 IO DIFFIO_TX_L43n DIFFOUT_L86n AG32 Yes DQ27L DQ27L2B VREFB2BN0 IO DIFFIO_RX_L44p DIFFOUT_L87p AL36 Yes DQS27L DQ27L/CQn27L2B VREFB2BN0 IO DIFFIO_RX_L44n DIFFOUT_L87n AM37 Yes DQSn27L DQ27L2B VREFB2BN0 IO DIFFIO_TX_L44p DIFFOUT_L88p AF30 Yes DQ27L DQ27L2B VREFB2BN0 IO DIFFIO_TX_L44n DIFFOUT_L88n AG31 Yes DQ27L DQ27L2A VREFB2AN0 IO DIFFIO_RX_L45p DIFFOUT_L89p AN39 Yes2A VREFB2AN0 IO DIFFIO_RX_L45n DIFFOUT_L89n AN40 Yes2A VREFB2AN0 IO DIFFIO_TX_L45p DIFFOUT_L90p AJ33 Yes DQ28L2A VREFB2AN0 IO DIFFIO_TX_L45n DIFFOUT_L90n AK33 Yes DQ28L2A VREFB2AN0 IO DIFFIO_RX_L46p DIFFOUT_L91p AR39 Yes DQS28L2A VREFB2AN0 IO DIFFIO_RX_L46n DIFFOUT_L91n AP39 Yes DQSn28L2A VREFB2AN0 IO DIFFIO_TX_L46p DIFFOUT_L92p AN35 Yes DQ28L2A VREFB2AN0 IO DIFFIO_TX_L46n DIFFOUT_L92n AM35 Yes DQ28L2A VREFB2AN0 IO DIFFIO_RX_L47p DIFFOUT_L93p AN37 Yes DQ29L DQ32L2A VREFB2AN0 IO DIFFIO_RX_L47n DIFFOUT_L93n AN38 Yes DQ29L DQ32L2A VREFB2AN0 IO DIFFIO_TX_L47p DIFFOUT_L94p AP35 Yes DQ29L DQ32L2A VREFB2AN0 IO DIFFIO_TX_L47n DIFFOUT_L94n AP36 Yes DQ29L DQ32L2A VREFB2AN0 IO DIFFIO_RX_L48p DIFFOUT_L95p AT40 Yes DQS29L DQS32L/CQ32L2A VREFB2AN0 IO DIFFIO_RX_L48n DIFFOUT_L95n AR40 Yes DQSn29L DQSn32L/DQ32L2A VREFB2AN0 IO DIFFIO_TX_L48p DIFFOUT_L96p AM33 Yes DQ30L DQ32L2A VREFB2AN0 IO DIFFIO_TX_L48n DIFFOUT_L96n AL34 Yes DQ30L DQ32L2A VREFB2AN0 IO DIFFIO_RX_L49p DIFFOUT_L97p AU39 Yes DQS30L DQ32L/CQn32L2A VREFB2AN0 IO DIFFIO_RX_L49n DIFFOUT_L97n AT39 Yes DQSn30L DQ32L2A VREFB2AN0 IO DIFFIO_TX_L49p DIFFOUT_L98p AN33 Yes DQ30L DQ32L2A VREFB2AN0 IO DIFFIO_TX_L49n DIFFOUT_L98n AN34 Yes DQ30L DQ32L2A VREFB2AN0 IO DIFFIO_RX_L50p DIFFOUT_L99p AR37 Yes DQ31L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L50n DIFFOUT_L99n AP37 Yes DQ31L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L50p DIFFOUT_L100p AJ31 Yes DQ31L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L50n DIFFOUT_L100n AJ32 Yes DQ31L DQ33L DQ34L

Page 77: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 77 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

2A VREFB2AN0 IO DIFFIO_RX_L51p DIFFOUT_L101p AT37 Yes DQS31L DQS33L/CQ33L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L51n DIFFOUT_L101n AT38 Yes DQSn31L DQSn33L/DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L51p DIFFOUT_L102p AR34 Yes DQ32L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L51n DIFFOUT_L102n AP34 Yes DQ32L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L52p DIFFOUT_L103p AU36 Yes DQS32L DQ33L/CQn33L DQS34L/CQ34L2A VREFB2AN0 IO DIFFIO_RX_L52n DIFFOUT_L103n AU37 Yes DQSn32L DQ33L DQSn34L/DQ34L2A VREFB2AN0 IO DIFFIO_TX_L52p DIFFOUT_L104p AK31 Yes DQ32L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L52n DIFFOUT_L104n AK32 Yes DQ32L DQ33L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L53p DIFFOUT_L105p AW36 Yes DQ33L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L53n DIFFOUT_L105n AW37 Yes DQ33L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L53p DIFFOUT_L106p AR35 Yes DQ33L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L53n DIFFOUT_L106n AT36 Yes DQ33L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L54p DIFFOUT_L107p AV40 Yes DQS33L DQS34L/CQ34L DQ34L/CQn34L2A VREFB2AN0 IO DIFFIO_RX_L54n DIFFOUT_L107n AU40 Yes DQSn33L DQSn34L/DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L54p DIFFOUT_L108p AU34 Yes DQ34L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L54n DIFFOUT_L108n AT34 Yes DQ34L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L55p DIFFOUT_L109p AV37 Yes DQS34L DQ34L/CQn34L DQ34L2A VREFB2AN0 IO DIFFIO_RX_L55n DIFFOUT_L109n AV38 Yes DQSn34L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L55p DIFFOUT_L110p AV35 Yes DQ34L DQ34L DQ34L2A VREFB2AN0 IO DIFFIO_TX_L55n DIFFOUT_L110n AU35 Yes DQ34L DQ34L DQ34L2A VREFB2AN0 IO RUP2A DIFFIO_RX_L56p DIFFOUT_L111p AY37 Yes2A VREFB2AN0 IO RDN2A DIFFIO_RX_L56n DIFFOUT_L111n AY38 Yes2A VREFB2AN0 IO PLL_L4_FB_CLKOUT0p DIFFIO_TX_L56p DIFFOUT_L112p AJ30 Yes2A VREFB2AN0 IO PLL_L4_CLKOUT0n DIFFIO_TX_L56n DIFFOUT_L112n AH30 Yes2A VREFB2AN0 PLL_L4_CLKp PLL_L4_CLKp AY39 No2A VREFB2AN0 PLL_L4_CLKn PLL_L4_CLKn AY40 No

nCONFIG nCONFIG BA36 NonSTATUS nSTATUS AY36 NoCONF_DONE CONF_DONE AW38 NoPORSEL AY35 NonCE nCE AW35 No

3A VREFB3AN0 IO DIFFOUT_B1n BB35 Yes DQ1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B1p BC35 Yes DQ1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO RDN3A DIFFIO_RX_B1n DIFFOUT_B2n BD35 Yes DQSn1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO RUP3A DIFFIO_RX_B1p DIFFOUT_B2p BC34 Yes DQS1B DQ1B/CQn1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B3n BD34 Yes DQ1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B3p BD33 Yes DQ1B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B2n DIFFOUT_B4n BD32 Yes DQSn2B DQSn1B/DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B2p DIFFOUT_B4p BC32 Yes DQS2B DQS1B/CQ1B DQ1B/CQn1B DQ1B3A VREFB3AN0 IO DIFFOUT_B5n BB32 Yes DQ2B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B5p BB31 Yes DQ2B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B3n DIFFOUT_B6n BD31 Yes DQ2B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B3p DIFFOUT_B6p BC31 Yes DQ2B DQ1B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B7n AW34 Yes DQ3B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B7p BA33 Yes DQ3B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B4n DIFFOUT_B8n BA34 Yes DQSn3B DQ2B DQSn1B/DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B4p DIFFOUT_B8p AY34 Yes DQS3B DQ2B/CQn2B DQS1B/CQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B9n AW33 Yes DQ3B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B9p BB33 Yes DQ3B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B5n DIFFOUT_B10n BA31 Yes DQSn4B DQSn2B/DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B5p DIFFOUT_B10p AY31 Yes DQS4B DQS2B/CQ2B DQ1B DQ1B/CQn1B3A VREFB3AN0 IO DIFFOUT_B11n BA32 Yes DQ4B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B11p AY32 Yes DQ4B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B6n DIFFOUT_B12n AW31 Yes DQ4B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B6p DIFFOUT_B12p AV31 Yes DQ4B DQ2B DQ1B DQ1B3A VREFB3AN0 IO DIFFOUT_B13n AT33 Yes DQ5B DQ3B DQ2B DQ1B3A VREFB3AN0 IO DIFFOUT_B13p AT32 Yes DQ5B DQ3B DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B7n DIFFOUT_B14n AV34 Yes DQSn5B DQ3B DQ2B DQSn1B/DQ1B3A VREFB3AN0 IO DIFFIO_RX_B7p DIFFOUT_B14p AV33 Yes DQS5B DQ3B/CQn3B DQ2B DQS1B/CQ1B3A VREFB3AN0 IO DIFFOUT_B15n AU32 Yes DQ5B DQ3B DQ2B DQ1B3A VREFB3AN0 IO DIFFOUT_B15p AV32 Yes DQ5B DQ3B DQ2B DQ1B

Page 78: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 78 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

3A VREFB3AN0 IO DIFFIO_RX_B8n DIFFOUT_B16n AR32 Yes DQSn6B DQSn3B/DQ3B DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B8p DIFFOUT_B16p AR31 Yes DQS6B DQS3B/CQ3B DQ2B/CQn2B DQ1B3A VREFB3AN0 IO DIFFOUT_B17n AT31 Yes DQ6B DQ3B DQ2B DQ1B3A VREFB3AN0 IO DIFFOUT_B17p AU31 Yes DQ6B DQ3B DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B9n DIFFOUT_B18n AT30 Yes DQ6B DQ3B DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B9p DIFFOUT_B18p AR30 Yes DQ6B DQ3B DQ2B DQ1B3A VREFB3AN0 IO DIFFOUT_B19n AM30 Yes DQ7B DQ4B DQ2B DQ1B3A VREFB3AN0 IO DIFFOUT_B19p AM31 Yes DQ7B DQ4B DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B10n DIFFOUT_B20n AN31 Yes DQSn7B DQ4B DQSn2B/DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B10p DIFFOUT_B20p AN30 Yes DQS7B DQ4B/CQn4B DQS2B/CQ2B DQ1B3A VREFB3AN0 IO DIFFOUT_B21n AL32 Yes DQ7B DQ4B DQ2B DQ1B3A VREFB3AN0 IO DIFFOUT_B21p AN29 Yes DQ7B DQ4B DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B11n DIFFOUT_B22n AM29 Yes DQSn8B DQSn4B/DQ4B DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B11p DIFFOUT_B22p AL29 Yes DQS8B DQS4B/CQ4B DQ2B DQ1B3A VREFB3AN0 IO DIFFOUT_B23n AK29 Yes DQ8B DQ4B DQ2B DQ1B3A VREFB3AN0 IO DIFFOUT_B23p AK30 Yes DQ8B DQ4B DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B12n DIFFOUT_B24n AL28 Yes DQ8B DQ4B DQ2B DQ1B3A VREFB3AN0 IO DIFFIO_RX_B12p DIFFOUT_B24p AK28 Yes DQ8B DQ4B DQ2B DQ1B3B VREFB3BN0 IO DIFFOUT_B25n BD30 Yes DQ9B DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B25p BD29 Yes DQ9B DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B13n DIFFOUT_B26n BC29 Yes DQSn9B DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B13p DIFFOUT_B26p BB30 Yes DQS9B DQ9B/CQn9B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B27n BD28 Yes DQ9B DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B27p BC28 Yes DQ9B DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B14n DIFFOUT_B28n BD27 Yes DQSn10B DQSn9B/DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B14p DIFFOUT_B28p BD26 Yes DQS10B DQS9B/CQ9B DQ9B/CQn9B DQ9B3B VREFB3BN0 IO DIFFOUT_B29n BC26 Yes DQ10B DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B29p BB26 Yes DQ10B DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B15n DIFFOUT_B30n BD25 Yes DQ10B DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B15p DIFFOUT_B30p BC25 Yes DQ10B DQ9B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B31n AY29 Yes DQ11B DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B31p AY28 Yes DQ11B DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B16n DIFFOUT_B32n BA30 Yes DQSn11B DQ10B DQSn9B/DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B16p DIFFOUT_B32p BA29 Yes DQS11B DQ10B/CQn10B DQS9B/CQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B33n AW29 Yes DQ11B DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B33p AW30 Yes DQ11B DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B17n DIFFOUT_B34n BB28 Yes DQSn12B DQSn10B/DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B17p DIFFOUT_B34p BA28 Yes DQS12B DQS10B/CQ10B DQ9B DQ9B/CQn9B3B VREFB3BN0 IO DIFFOUT_B35n AY26 Yes DQ12B DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B35p AW26 Yes DQ12B DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B18n DIFFOUT_B36n BA27 Yes DQ12B DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B18p DIFFOUT_B36p BA26 Yes DQ12B DQ10B DQ9B DQ9B3B VREFB3BN0 IO DIFFOUT_B37n AT29 Yes DQ13B DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B37p AR29 Yes DQ13B DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B19n DIFFOUT_B38n AV29 Yes DQSn13B DQ11B DQ10B DQSn9B/DQ9B3B VREFB3BN0 IO DIFFIO_RX_B19p DIFFOUT_B38p AU29 Yes DQS13B DQ11B/CQn11B DQ10B DQS9B/CQ9B3B VREFB3BN0 IO DIFFOUT_B39n AU28 Yes DQ13B DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B39p AV28 Yes DQ13B DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B20n DIFFOUT_B40n AW28 Yes DQSn14B DQSn11B/DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B20p DIFFOUT_B40p AV27 Yes DQS14B DQS11B/CQ11B DQ10B/CQn10B DQ9B3B VREFB3BN0 IO DIFFOUT_B41n AU27 Yes DQ14B DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B41p AT26 Yes DQ14B DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B21n DIFFOUT_B42n AV26 Yes DQ14B DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B21p DIFFOUT_B42p AU26 Yes DQ14B DQ11B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B43n AN28 Yes DQ15B DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B43p AR27 Yes DQ15B DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B22n DIFFOUT_B44n AR28 Yes DQSn15B DQ12B DQSn10B/DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B22p DIFFOUT_B44p AP28 Yes DQS15B DQ12B/CQn12B DQS10B/CQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B45n AM28 Yes DQ15B DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B45p AR26 Yes DQ15B DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B23n DIFFOUT_B46n AK27 Yes DQSn16B DQSn12B/DQ12B DQ10B DQ9B

Page 79: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 79 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

3B VREFB3BN0 IO DIFFIO_RX_B23p DIFFOUT_B46p AK26 Yes DQS16B DQS12B/CQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B47n AM27 Yes DQ16B DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFOUT_B47p AL26 Yes DQ16B DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B24n DIFFOUT_B48n AN26 Yes DQ16B DQ12B DQ10B DQ9B3B VREFB3BN0 IO DIFFIO_RX_B24p DIFFOUT_B48p AM26 Yes DQ16B DQ12B DQ10B DQ9B3C VREFB3CN0 IO DIFFOUT_B49n BB25 Yes DQ17B DQ17B3C VREFB3CN0 IO DIFFOUT_B49p AW25 Yes DQ17B DQ17B3C VREFB3CN0 IO RDN3C DIFFIO_RX_B25n DIFFOUT_B50n BA25 Yes DQSn17B DQ17B3C VREFB3CN0 IO RUP3C DIFFIO_RX_B25p DIFFOUT_B50p AY25 Yes DQS17B DQ17B/CQn17B3C VREFB3CN0 IO DIFFOUT_B51n BA24 Yes DQ17B DQ17B3C VREFB3CN0 IO DIFFOUT_B51p AW24 Yes DQ17B DQ17B3C VREFB3CN0 IO DIFFIO_RX_B26n DIFFOUT_B52n BD24 Yes DQSn18B DQSn17B/DQ17B3C VREFB3CN0 IO DIFFIO_RX_B26p DIFFOUT_B52p BD23 Yes DQS18B DQS17B/CQ17B3C VREFB3CN0 IO DIFFOUT_B53n BA23 Yes DQ18B DQ17B3C VREFB3CN0 IO DIFFOUT_B53p AY23 Yes DQ18B DQ17B3C VREFB3CN0 IO DIFFIO_RX_B27n DIFFOUT_B54n BC23 Yes DQ18B DQ17B3C VREFB3CN0 IO DIFFIO_RX_B27p DIFFOUT_B54p BB23 Yes DQ18B DQ17B3C VREFB3CN0 IO DIFFOUT_B55n AW23 Yes DQ19B3C VREFB3CN0 IO DIFFOUT_B55p AV23 Yes DQ19B3C VREFB3CN0 IO DIFFIO_RX_B28n DIFFOUT_B56n AV25 Yes DQSn19B3C VREFB3CN0 IO DIFFIO_RX_B28p DIFFOUT_B56p AV24 Yes DQS19B3C VREFB3CN0 IO DIFFOUT_B57n AT23 Yes DQ19B3C VREFB3CN0 IO DIFFOUT_B57p AU23 Yes DQ19B3C VREFB3CN0 IO DIFFIO_RX_B29n DIFFOUT_B58n AR25 Yes3C VREFB3CN0 IO DIFFIO_RX_B29p DIFFOUT_B58p AP25 Yes3C VREFB3CN0 IO PLL_B1_CLKOUT4 DIFFOUT_B59n AM25 No3C VREFB3CN0 IO PLL_B1_CLKOUT3 DIFFOUT_B59p AN24 No3C VREFB3CN0 IO DIFFIO_RX_B30n DIFFOUT_B60n AT25 No3C VREFB3CN0 IO DIFFIO_RX_B30p DIFFOUT_B60p AT24 No3C VREFB3CN0 IO PLL_B1_CLKOUT0n DIFFOUT_B61n AM24 No3C VREFB3CN0 IO PLL_B1_CLKOUT0p DIFFOUT_B61p AL23 No3C VREFB3CN0 IO PLL_B1_FBn/CLKOUT2 DIFFIO_RX_B31n DIFFOUT_B62n AN23 No3C VREFB3CN0 IO PLL_B1_FBp/CLKOUT1 DIFFIO_RX_B31p DIFFOUT_B62p AM23 No3C VREFB3CN0 IO CLK5n DIFFOUT_B63n AK23 No3C VREFB3CN0 IO CLK5p DIFFOUT_B63p AJ24 No3C VREFB3CN0 IO CLK4n DIFFIO_RX_B32n DIFFOUT_B64n AL25 No3C VREFB3CN0 IO CLK4p DIFFIO_RX_B32p DIFFOUT_B64p AK24 No4C VREFB4CN0 IO CLK6p DIFFIO_RX_B33p DIFFOUT_B65p AK21 No4C VREFB4CN0 IO CLK6n DIFFIO_RX_B33n DIFFOUT_B65n AL22 No4C VREFB4CN0 IO CLK7p DIFFOUT_B66p AJ22 No4C VREFB4CN0 IO CLK7n DIFFOUT_B66n AK22 No4C VREFB4CN0 IO PLL_B2_FBp/CLKOUT1 DIFFIO_RX_B34p DIFFOUT_B67p AM21 No4C VREFB4CN0 IO PLL_B2_FBn/CLKOUT2 DIFFIO_RX_B34n DIFFOUT_B67n AM22 No4C VREFB4CN0 IO PLL_B2_CLKOUT0p DIFFOUT_B68p AU22 No4C VREFB4CN0 IO PLL_B2_CLKOUT0n DIFFOUT_B68n AV22 No4C VREFB4CN0 IO DIFFIO_RX_B35p DIFFOUT_B69p AT20 No4C VREFB4CN0 IO DIFFIO_RX_B35n DIFFOUT_B69n AU20 No4C VREFB4CN0 IO PLL_B2_CLKOUT3 DIFFOUT_B70p AT21 No4C VREFB4CN0 IO PLL_B2_CLKOUT4 DIFFOUT_B70n AR20 No4C VREFB4CN0 IO DIFFIO_RX_B36p DIFFOUT_B71p AN20 Yes4C VREFB4CN0 IO DIFFIO_RX_B36n DIFFOUT_B71n AP20 Yes4C VREFB4CN0 IO DIFFOUT_B72p BA22 Yes DQ20B4C VREFB4CN0 IO DIFFOUT_B72n BB22 Yes DQ20B4C VREFB4CN0 IO DIFFIO_RX_B37p DIFFOUT_B73p BD21 Yes DQS20B4C VREFB4CN0 IO DIFFIO_RX_B37n DIFFOUT_B73n BD22 Yes DQSn20B4C VREFB4CN0 IO DIFFOUT_B74p BB21 Yes DQ20B4C VREFB4CN0 IO DIFFOUT_B74n BC22 Yes DQ20B4C VREFB4CN0 IO DIFFIO_RX_B38p DIFFOUT_B75p BC20 Yes DQ21B DQ22B4C VREFB4CN0 IO DIFFIO_RX_B38n DIFFOUT_B75n BD20 Yes DQ21B DQ22B4C VREFB4CN0 IO DIFFOUT_B76p BA20 Yes DQ21B DQ22B4C VREFB4CN0 IO DIFFOUT_B76n BB20 Yes DQ21B DQ22B

Page 80: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 80 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

4C VREFB4CN0 IO DIFFIO_RX_B39p DIFFOUT_B77p BC19 Yes DQS21B DQS22B/CQ22B4C VREFB4CN0 IO DIFFIO_RX_B39n DIFFOUT_B77n BD19 Yes DQSn21B DQSn22B/DQ22B4C VREFB4CN0 IO DIFFOUT_B78p AY22 Yes DQ22B DQ22B4C VREFB4CN0 IO DIFFOUT_B78n AW22 Yes DQ22B DQ22B4C VREFB4CN0 IO DIFFIO_RX_B40p DIFFOUT_B79p AW20 Yes DQS22B DQ22B/CQn22B4C VREFB4CN0 IO DIFFIO_RX_B40n DIFFOUT_B79n AY20 Yes DQSn22B DQ22B4C VREFB4CN0 IO DIFFOUT_B80p AV20 Yes DQ22B DQ22B4C VREFB4CN0 IO DIFFOUT_B80n AW21 Yes DQ22B DQ22B4B VREFB4BN0 IO DIFFIO_RX_B41p DIFFOUT_B81p AN19 Yes DQ23B DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B41n DIFFOUT_B81n AP19 Yes DQ23B DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B82p AM18 Yes DQ23B DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B82n AN18 Yes DQ23B DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B42p DIFFOUT_B83p AN17 Yes DQS23B DQS27B/CQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B42n DIFFOUT_B83n AP17 Yes DQSn23B DQSn27B/DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B84p AK20 Yes DQ24B DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B84n AL20 Yes DQ24B DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B43p DIFFOUT_B85p AM19 Yes DQS24B DQ27B/CQn27B DQS29B/CQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B43n DIFFOUT_B85n AM20 Yes DQSn24B DQ27B DQSn29B/DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B86p AL19 Yes DQ24B DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B86n AJ20 Yes DQ24B DQ27B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B44p DIFFOUT_B87p AV18 Yes DQ25B DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B44n DIFFOUT_B87n AV19 Yes DQ25B DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B88p AT19 Yes DQ25B DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B88n AU19 Yes DQ25B DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B45p DIFFOUT_B89p AR19 Yes DQS25B DQS28B/CQ28B DQ29B/CQn29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B45n DIFFOUT_B89n AT18 Yes DQSn25B DQSn28B/DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B90p AT17 Yes DQ26B DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B90n AU17 Yes DQ26B DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B46p DIFFOUT_B91p AU16 Yes DQS26B DQ28B/CQn28B DQ29B DQS30B/CQ30B4B VREFB4BN0 IO DIFFIO_RX_B46n DIFFOUT_B91n AV16 Yes DQSn26B DQ28B DQ29B DQSn30B/DQ30B4B VREFB4BN0 IO DIFFOUT_B92p AR16 Yes DQ26B DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFOUT_B92n AT16 Yes DQ26B DQ28B DQ29B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B47p DIFFOUT_B93p BA18 Yes DQ27B DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B47n DIFFOUT_B93n BA19 Yes DQ27B DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B94p AW19 Yes DQ27B DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B94n AY19 Yes DQ27B DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B48p DIFFOUT_B95p AW17 Yes DQS27B DQS29B/CQ29B DQ30B DQ30B/CQn30B4B VREFB4BN0 IO DIFFIO_RX_B48n DIFFOUT_B95n AW18 Yes DQSn27B DQSn29B/DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B96p BA15 Yes DQ28B DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B96n BA16 Yes DQ28B DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B49p DIFFOUT_B97p AY16 Yes DQS28B DQ29B/CQn29B DQS30B/CQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B49n DIFFOUT_B97n AY17 Yes DQSn28B DQ29B DQSn30B/DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B98p AW15 Yes DQ28B DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B98n AW16 Yes DQ28B DQ29B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B50p DIFFOUT_B99p BB18 Yes DQ29B DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B50n DIFFOUT_B99n BC17 Yes DQ29B DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B100p BB17 Yes DQ29B DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B100n BA17 Yes DQ29B DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B51p DIFFOUT_B101p BD17 Yes DQS29B DQS30B/CQ30B DQ30B/CQn30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B51n DIFFOUT_B101n BD18 Yes DQSn29B DQSn30B/DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B102p BB15 Yes DQ30B DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B102n BC16 Yes DQ30B DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B52p DIFFOUT_B103p BD15 Yes DQS30B DQ30B/CQn30B DQ30B DQ30B4B VREFB4BN0 IO DIFFIO_RX_B52n DIFFOUT_B103n BD16 Yes DQSn30B DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B104p BC14 Yes DQ30B DQ30B DQ30B DQ30B4B VREFB4BN0 IO DIFFOUT_B104n BD14 Yes DQ30B DQ30B DQ30B DQ30B4A VREFB4AN0 IO DIFFIO_RX_B53p DIFFOUT_B105p AJ18 Yes DQ31B DQ35B DQ37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B53n DIFFOUT_B105n AK18 Yes DQ31B DQ35B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B106p AM16 Yes DQ31B DQ35B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B106n AM17 Yes DQ31B DQ35B DQ37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B54p DIFFOUT_B107p AK17 Yes DQS31B DQS35B/CQ35B DQ37B DQ38B

Page 81: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 81 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

4A VREFB4AN0 IO DIFFIO_RX_B54n DIFFOUT_B107n AL17 Yes DQSn31B DQSn35B/DQ35B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B108p AK16 Yes DQ32B DQ35B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B108n AJ16 Yes DQ32B DQ35B DQ37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B55p DIFFOUT_B109p AM14 Yes DQS32B DQ35B/CQn35B DQS37B/CQ37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B55n DIFFOUT_B109n AM15 Yes DQSn32B DQ35B DQSn37B/DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B110p AL14 Yes DQ32B DQ35B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B110n AK15 Yes DQ32B DQ35B DQ37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B56p DIFFOUT_B111p AU14 Yes DQ33B DQ36B DQ37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B56n DIFFOUT_B111n AV15 Yes DQ33B DQ36B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B112p AT14 Yes DQ33B DQ36B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B112n AU13 Yes DQ33B DQ36B DQ37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B57p DIFFOUT_B113p AT12 Yes DQS33B DQS36B/CQ36B DQ37B/CQn37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B57n DIFFOUT_B113n AT13 Yes DQSn33B DQSn36B/DQ36B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B114p AR14 Yes DQ34B DQ36B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B114n AR13 Yes DQ34B DQ36B DQ37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B58p DIFFOUT_B115p AP16 Yes DQS34B DQ36B/CQn36B DQ37B DQS38B/CQ38B4A VREFB4AN0 IO DIFFIO_RX_B58n DIFFOUT_B115n AR15 Yes DQSn34B DQ36B DQ37B DQSn38B/DQ38B4A VREFB4AN0 IO DIFFOUT_B116p AN15 Yes DQ34B DQ36B DQ37B DQ38B4A VREFB4AN0 IO DIFFOUT_B116n AN14 Yes DQ34B DQ36B DQ37B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B59p DIFFOUT_B117p AY14 Yes DQ35B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B59n DIFFOUT_B117n BA14 Yes DQ35B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B118p AV14 Yes DQ35B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B118n AW14 Yes DQ35B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B60p DIFFOUT_B119p AY13 Yes DQS35B DQS37B/CQ37B DQ38B DQ38B/CQn38B4A VREFB4AN0 IO DIFFIO_RX_B60n DIFFOUT_B119n BA13 Yes DQSn35B DQSn37B/DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B120p AV13 Yes DQ36B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B120n BA12 Yes DQ36B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B61p DIFFOUT_B121p AW12 Yes DQS36B DQ37B/CQn37B DQS38B/CQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B61n DIFFOUT_B121n AY11 Yes DQSn36B DQ37B DQSn38B/DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B122p AV12 Yes DQ36B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B122n BA11 Yes DQ36B DQ37B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B62p DIFFOUT_B123p BB14 Yes DQ37B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B62n DIFFOUT_B123n BC13 Yes DQ37B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B124p BB12 Yes DQ37B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B124n BB13 Yes DQ37B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B63p DIFFOUT_B125p BD12 Yes DQS37B DQS38B/CQ38B DQ38B/CQn38B DQ38B4A VREFB4AN0 IO DIFFIO_RX_B63n DIFFOUT_B125n BD13 Yes DQSn37B DQSn38B/DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B126p BD10 Yes DQ38B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B126n BD11 Yes DQ38B DQ38B DQ38B DQ38B4A VREFB4AN0 IO RUP4A DIFFIO_RX_B64p DIFFOUT_B127p BC10 Yes DQS38B DQ38B/CQn38B DQ38B DQ38B4A VREFB4AN0 IO RDN4A DIFFIO_RX_B64n DIFFOUT_B127n BC11 Yes DQSn38B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B128p BA10 Yes DQ38B DQ38B DQ38B DQ38B4A VREFB4AN0 IO DIFFOUT_B128n BB10 Yes DQ38B DQ38B DQ38B DQ38B

nIO_PULLUP nIO_PULLUP AV11 NonCEO nCEO AW7 NoDCLK DCLK AY9 NonCSO nCSO BA9 NoASDO ASDO AW10 No

5A VREFB5AN0 PLL_R4_CLKn PLL_R4_CLKn AY5 No5A VREFB5AN0 PLL_R4_CLKp PLL_R4_CLKp AY6 No5A VREFB5AN0 IO PLL_R4_CLKOUT0n DIFFIO_TX_R1n DIFFOUT_R1n AR10 Yes5A VREFB5AN0 IO PLL_R4_FB_CLKOUT0p DIFFIO_TX_R1p DIFFOUT_R1p AP10 Yes5A VREFB5AN0 IO RDN5A DIFFIO_RX_R1n DIFFOUT_R2n AY7 Yes5A VREFB5AN0 IO RUP5A DIFFIO_RX_R1p DIFFOUT_R2p AY8 Yes5A VREFB5AN0 IO DIFFIO_TX_R2n DIFFOUT_R3n AR8 Yes DQ1R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R2p DIFFOUT_R3p AP9 Yes DQ1R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R2n DIFFOUT_R4n AV7 Yes DQSn1R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R2p DIFFOUT_R4p AV8 Yes DQS1R DQ1R/CQn1R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R3n DIFFOUT_R5n AK14 Yes DQ1R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R3p DIFFOUT_R5p AJ14 Yes DQ1R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R3n DIFFOUT_R6n AV10 Yes DQSn2R DQSn1R/DQ1R DQ1R

Page 82: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 82 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

5A VREFB5AN0 IO DIFFIO_RX_R3p DIFFOUT_R6p AU10 Yes DQS2R DQS1R/CQ1R DQ1R/CQn1R5A VREFB5AN0 IO DIFFIO_TX_R4n DIFFOUT_R7n AU11 Yes DQ2R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R4p DIFFOUT_R7p AT11 Yes DQ2R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R4n DIFFOUT_R8n AW8 Yes DQ2R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R4p DIFFOUT_R8p AW9 Yes DQ2R DQ1R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R5n DIFFOUT_R9n AN11 Yes DQ3R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R5p DIFFOUT_R9p AM11 Yes DQ3R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R5n DIFFOUT_R10n AU8 Yes DQSn3R DQ2R DQSn1R/DQ1R5A VREFB5AN0 IO DIFFIO_RX_R5p DIFFOUT_R10p AU9 Yes DQS3R DQ2R/CQn2R DQS1R/CQ1R5A VREFB5AN0 IO DIFFIO_TX_R6n DIFFOUT_R11n AN12 Yes DQ3R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R6p DIFFOUT_R11p AM12 Yes DQ3R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R6n DIFFOUT_R12n AR7 Yes DQSn4R DQSn2R/DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R6p DIFFOUT_R12p AT8 Yes DQS4R DQS2R/CQ2R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R7n DIFFOUT_R13n AH14 Yes DQ4R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R7p DIFFOUT_R13p AG15 Yes DQ4R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R7n DIFFOUT_R14n AV5 Yes DQ4R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_RX_R7p DIFFOUT_R14p AV6 Yes DQ4R DQ2R DQ1R5A VREFB5AN0 IO DIFFIO_TX_R8n DIFFOUT_R15n AR11 Yes DQ5R DQ3R5A VREFB5AN0 IO DIFFIO_TX_R8p DIFFOUT_R15p AP11 Yes DQ5R DQ3R5A VREFB5AN0 IO DIFFIO_RX_R8n DIFFOUT_R16n AT6 Yes DQSn5R DQ3R5A VREFB5AN0 IO DIFFIO_RX_R8p DIFFOUT_R16p AT7 Yes DQS5R DQ3R/CQn3R5A VREFB5AN0 IO DIFFIO_TX_R9n DIFFOUT_R17n AK12 Yes DQ5R DQ3R5A VREFB5AN0 IO DIFFIO_TX_R9p DIFFOUT_R17p AL13 Yes DQ5R DQ3R5A VREFB5AN0 IO DIFFIO_RX_R9n DIFFOUT_R18n AU5 Yes DQSn6R DQSn3R/DQ3R5A VREFB5AN0 IO DIFFIO_RX_R9p DIFFOUT_R18p AT5 Yes DQS6R DQS3R/CQ3R5A VREFB5AN0 IO DIFFIO_TX_R10n DIFFOUT_R19n AT9 Yes DQ6R DQ3R5A VREFB5AN0 IO DIFFIO_TX_R10p DIFFOUT_R19p AT10 Yes DQ6R DQ3R5A VREFB5AN0 IO DIFFIO_RX_R10n DIFFOUT_R20n AR5 Yes DQ6R DQ3R5A VREFB5AN0 IO DIFFIO_RX_R10p DIFFOUT_R20p AR6 Yes DQ6R DQ3R5A VREFB5AN0 IO DIFFIO_TX_R11n DIFFOUT_R21n AN8 Yes DQ7R5A VREFB5AN0 IO DIFFIO_TX_R11p DIFFOUT_R21p AN9 Yes DQ7R5A VREFB5AN0 IO DIFFIO_RX_R11n DIFFOUT_R22n AP6 Yes DQSn7R5A VREFB5AN0 IO DIFFIO_RX_R11p DIFFOUT_R22p AN7 Yes DQS7R5A VREFB5AN0 IO DIFFIO_TX_R12n DIFFOUT_R23n AL10 Yes DQ7R5A VREFB5AN0 IO DIFFIO_TX_R12p DIFFOUT_R23p AL11 Yes DQ7R5A VREFB5AN0 IO DIFFIO_RX_R12n DIFFOUT_R24n AN5 Yes5A VREFB5AN0 IO DIFFIO_RX_R12p DIFFOUT_R24p AN6 Yes5B VREFB5BN0 IO DIFFIO_TX_R13n DIFFOUT_R25n AF15 Yes DQ8R DQ8R5B VREFB5BN0 IO DIFFIO_TX_R13p DIFFOUT_R25p AE16 Yes DQ8R DQ8R5B VREFB5BN0 IO DIFFIO_RX_R13n DIFFOUT_R26n AK9 Yes DQSn8R DQ8R5B VREFB5BN0 IO DIFFIO_RX_R13p DIFFOUT_R26p AK10 Yes DQS8R DQ8R/CQn8R5B VREFB5BN0 IO DIFFIO_TX_R14n DIFFOUT_R27n AG13 Yes DQ8R DQ8R5B VREFB5BN0 IO DIFFIO_TX_R14p DIFFOUT_R27p AG14 Yes DQ8R DQ8R5B VREFB5BN0 IO DIFFIO_RX_R14n DIFFOUT_R28n AL5 Yes DQSn9R DQSn8R/DQ8R5B VREFB5BN0 IO DIFFIO_RX_R14p DIFFOUT_R28p AL6 Yes DQS9R DQS8R/CQ8R5B VREFB5BN0 IO DIFFIO_TX_R15n DIFFOUT_R29n AH12 Yes DQ9R DQ8R5B VREFB5BN0 IO DIFFIO_TX_R15p DIFFOUT_R29p AJ13 Yes DQ9R DQ8R5B VREFB5BN0 IO DIFFIO_RX_R15n DIFFOUT_R30n AL8 Yes DQ9R DQ8R5B VREFB5BN0 IO DIFFIO_RX_R15p DIFFOUT_R30p AL9 Yes DQ9R DQ8R5B VREFB5BN0 IO DIFFIO_TX_R16n DIFFOUT_R31n AF12 Yes DQ10R5B VREFB5BN0 IO DIFFIO_TX_R16p DIFFOUT_R31p AF13 Yes DQ10R5B VREFB5BN0 IO DIFFIO_RX_R16n DIFFOUT_R32n AM6 Yes DQSn10R5B VREFB5BN0 IO DIFFIO_RX_R16p DIFFOUT_R32p AM7 Yes DQS10R5B VREFB5BN0 IO DIFFIO_TX_R17n DIFFOUT_R33n AK11 Yes DQ10R5B VREFB5BN0 IO DIFFIO_TX_R17p DIFFOUT_R33p AJ12 Yes DQ10R5B VREFB5BN0 IO DIFFIO_RX_R17n DIFFOUT_R34n AK7 Yes5B VREFB5BN0 IO DIFFIO_RX_R17p DIFFOUT_R34p AK8 Yes5C VREFB5CN0 IO DIFFIO_TX_R19n DIFFOUT_R37n AJ8 Yes DQ12R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R19p DIFFOUT_R37p AJ9 Yes DQ12R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R19n DIFFOUT_R38n AK6 Yes DQSn12R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R19p DIFFOUT_R38p AJ7 Yes DQS12R DQ12R/CQn12R DQ12R

Page 83: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 83 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

5C VREFB5CN0 IO DIFFIO_TX_R20n DIFFOUT_R39n AD15 Yes DQ12R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R20p DIFFOUT_R39p AC15 Yes DQ12R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R20n DIFFOUT_R40n AG5 Yes DQSn13R DQSn12R/DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R20p DIFFOUT_R40p AH6 Yes DQS13R DQS12R/CQ12R DQ12R/CQn12R5C VREFB5CN0 IO DIFFIO_TX_R21n DIFFOUT_R41n AG8 Yes DQ13R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R21p DIFFOUT_R41p AF9 Yes DQ13R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R21n DIFFOUT_R42n AJ5 Yes DQ13R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R21p DIFFOUT_R42p AJ6 Yes DQ13R DQ12R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R22n DIFFOUT_R43n AE14 Yes DQ14R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R22p DIFFOUT_R43p AD14 Yes DQ14R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R22n DIFFOUT_R44n AG6 Yes DQSn14R DQ13R DQSn12R/DQ12R5C VREFB5CN0 IO DIFFIO_RX_R22p DIFFOUT_R44p AF6 Yes DQS14R DQ13R/CQn13R DQS12R/CQ12R5C VREFB5CN0 IO DIFFIO_TX_R23n DIFFOUT_R45n AF10 Yes DQ14R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R23p DIFFOUT_R45p AF11 Yes DQ14R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R23n DIFFOUT_R46n AG7 Yes DQSn15R DQSn13R/DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R23p DIFFOUT_R46p AH8 Yes DQS15R DQS13R/CQ13R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R24n DIFFOUT_R47n AE8 Yes DQ15R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R24p DIFFOUT_R47p AE9 Yes DQ15R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R24n DIFFOUT_R48n AA6 Yes DQ15R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_RX_R24p DIFFOUT_R48p Y6 Yes DQ15R DQ13R DQ12R5C VREFB5CN0 IO DIFFIO_TX_R25n DIFFOUT_R49n AB8 Yes DQ16R DQ14R5C VREFB5CN0 IO DIFFIO_TX_R25p DIFFOUT_R49p AB9 Yes DQ16R DQ14R5C VREFB5CN0 IO DIFFIO_RX_R25n DIFFOUT_R50n AD7 Yes DQSn16R DQ14R5C VREFB5CN0 IO DIFFIO_RX_R25p DIFFOUT_R50p AC8 Yes DQS16R DQ14R/CQn14R5C VREFB5CN0 IO DIFFIO_TX_R26n DIFFOUT_R51n AA7 Yes DQ16R DQ14R5C VREFB5CN0 IO DIFFIO_TX_R26p DIFFOUT_R51p Y8 Yes DQ16R DQ14R5C VREFB5CN0 IO DIFFIO_RX_R26n DIFFOUT_R52n AE5 Yes DQSn17R DQSn14R/DQ14R5C VREFB5CN0 IO DIFFIO_RX_R26p DIFFOUT_R52p AE6 Yes DQS17R DQS14R/CQ14R5C VREFB5CN0 IO DIFFIO_TX_R27n DIFFOUT_R53n AB10 Yes DQ17R DQ14R5C VREFB5CN0 IO DIFFIO_TX_R27p DIFFOUT_R53p AB11 Yes DQ17R DQ14R5C VREFB5CN0 IO DIFFIO_RX_R27n DIFFOUT_R54n AC5 Yes DQ17R DQ14R5C VREFB5CN0 IO DIFFIO_RX_R27p DIFFOUT_R54p AC6 Yes DQ17R DQ14R5C VREFB5CN0 IO PLL_R3_CLKOUT0n DIFFIO_TX_R28n DIFFOUT_R55n AA8 No5C VREFB5CN0 IO PLL_R3_FB_CLKOUT0p DIFFIO_TX_R28p DIFFOUT_R55p AA9 No5C VREFB5CN0 IO CLK9n DIFFIO_RX_R28n DIFFOUT_R56n AA5 No5C VREFB5CN0 IO CLK9p DIFFIO_RX_R28p DIFFOUT_R56p AB6 No5C VREFB5CN0 CLK8n CLK8n AD5 No5C VREFB5CN0 CLK8p CLK8p AD6 No6C VREFB6CN0 CLK10p CLK10p W6 No6C VREFB6CN0 CLK10n CLK10n W5 No6C VREFB6CN0 IO CLK11p DIFFIO_RX_R29p DIFFOUT_R57p V7 No6C VREFB6CN0 IO CLK11n DIFFIO_RX_R29n DIFFOUT_R57n V6 No6C VREFB6CN0 IO PLL_R2_FB_CLKOUT0p DIFFIO_TX_R29p DIFFOUT_R58p Y14 No6C VREFB6CN0 IO PLL_R2_CLKOUT0n DIFFIO_TX_R29n DIFFOUT_R58n AA14 No6C VREFB6CN0 IO DIFFIO_RX_R30p DIFFOUT_R59p U8 Yes DQ18R DQ21R6C VREFB6CN0 IO DIFFIO_RX_R30n DIFFOUT_R59n U7 Yes DQ18R DQ21R6C VREFB6CN0 IO DIFFIO_TX_R30p DIFFOUT_R60p U9 Yes DQ18R DQ21R6C VREFB6CN0 IO DIFFIO_TX_R30n DIFFOUT_R60n V8 Yes DQ18R DQ21R6C VREFB6CN0 IO DIFFIO_RX_R31p DIFFOUT_R61p U6 Yes DQS18R DQS21R/CQ21R6C VREFB6CN0 IO DIFFIO_RX_R31n DIFFOUT_R61n U5 Yes DQSn18R DQSn21R/DQ21R6C VREFB6CN0 IO DIFFIO_TX_R31p DIFFOUT_R62p Y15 Yes DQ19R DQ21R6C VREFB6CN0 IO DIFFIO_TX_R31n DIFFOUT_R62n AA15 Yes DQ19R DQ21R6C VREFB6CN0 IO DIFFIO_RX_R32p DIFFOUT_R63p N6 Yes DQS19R DQ21R/CQn21R6C VREFB6CN0 IO DIFFIO_RX_R32n DIFFOUT_R63n P6 Yes DQSn19R DQ21R6C VREFB6CN0 IO DIFFIO_TX_R32p DIFFOUT_R64p Y12 Yes DQ19R DQ21R6C VREFB6CN0 IO DIFFIO_TX_R32n DIFFOUT_R64n AA12 Yes DQ19R DQ21R6C VREFB6CN0 IO DIFFIO_RX_R33p DIFFOUT_R65p T6 Yes DQ20R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R33n DIFFOUT_R65n R5 Yes DQ20R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R33p DIFFOUT_R66p V10 Yes DQ20R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R33n DIFFOUT_R66n V9 Yes DQ20R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R34p DIFFOUT_R67p P7 Yes DQS20R DQS22R/CQ22R DQ23R

Page 84: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 84 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

6C VREFB6CN0 IO DIFFIO_RX_R34n DIFFOUT_R67n R6 Yes DQSn20R DQSn22R/DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R34p DIFFOUT_R68p W12 Yes DQ21R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R34n DIFFOUT_R68n V11 Yes DQ21R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R35p DIFFOUT_R69p L6 Yes DQS21R DQ22R/CQn22R DQS23R/CQ23R6C VREFB6CN0 IO DIFFIO_RX_R35n DIFFOUT_R69n L5 Yes DQSn21R DQ22R DQSn23R/DQ23R6C VREFB6CN0 IO DIFFIO_TX_R35p DIFFOUT_R70p U12 Yes DQ21R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R35n DIFFOUT_R70n V12 Yes DQ21R DQ22R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R36p DIFFOUT_R71p M5 Yes DQ22R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R36n DIFFOUT_R71n N5 Yes DQ22R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R36p DIFFOUT_R72p P8 Yes DQ22R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R36n DIFFOUT_R72n R8 Yes DQ22R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R37p DIFFOUT_R73p L7 Yes DQS22R DQS23R/CQ23R DQ23R/CQn23R6C VREFB6CN0 IO DIFFIO_RX_R37n DIFFOUT_R73n M6 Yes DQSn22R DQSn23R/DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R37p DIFFOUT_R74p W14 Yes DQ23R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R37n DIFFOUT_R74n V13 Yes DQ23R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R38p DIFFOUT_R75p K6 Yes DQS23R DQ23R/CQn23R DQ23R6C VREFB6CN0 IO DIFFIO_RX_R38n DIFFOUT_R75n K5 Yes DQSn23R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R38p DIFFOUT_R76p M8 Yes DQ23R DQ23R DQ23R6C VREFB6CN0 IO DIFFIO_TX_R38n DIFFOUT_R76n N8 Yes DQ23R DQ23R DQ23R6A VREFB6AN0 IO DIFFIO_RX_R45p DIFFOUT_R89p J6 Yes6A VREFB6AN0 IO DIFFIO_RX_R45n DIFFOUT_R89n J5 Yes6A VREFB6AN0 IO DIFFIO_TX_R45p DIFFOUT_R90p U14 Yes DQ28R6A VREFB6AN0 IO DIFFIO_TX_R45n DIFFOUT_R90n U13 Yes DQ28R6A VREFB6AN0 IO DIFFIO_RX_R46p DIFFOUT_R91p J8 Yes DQS28R6A VREFB6AN0 IO DIFFIO_RX_R46n DIFFOUT_R91n J7 Yes DQSn28R6A VREFB6AN0 IO DIFFIO_TX_R46p DIFFOUT_R92p V15 Yes DQ28R6A VREFB6AN0 IO DIFFIO_TX_R46n DIFFOUT_R92n V14 Yes DQ28R6A VREFB6AN0 IO DIFFIO_RX_R47p DIFFOUT_R93p L9 Yes DQ29R DQ32R6A VREFB6AN0 IO DIFFIO_RX_R47n DIFFOUT_R93n K8 Yes DQ29R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R47p DIFFOUT_R94p P10 Yes DQ29R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R47n DIFFOUT_R94n P9 Yes DQ29R DQ32R6A VREFB6AN0 IO DIFFIO_RX_R48p DIFFOUT_R95p H8 Yes DQS29R DQS32R/CQ32R6A VREFB6AN0 IO DIFFIO_RX_R48n DIFFOUT_R95n H7 Yes DQSn29R DQSn32R/DQ32R6A VREFB6AN0 IO DIFFIO_TX_R48p DIFFOUT_R96p M12 Yes DQ30R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R48n DIFFOUT_R96n M11 Yes DQ30R DQ32R6A VREFB6AN0 IO DIFFIO_RX_R49p DIFFOUT_R97p H6 Yes DQS30R DQ32R/CQn32R6A VREFB6AN0 IO DIFFIO_RX_R49n DIFFOUT_R97n H5 Yes DQSn30R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R49p DIFFOUT_R98p R13 Yes DQ30R DQ32R6A VREFB6AN0 IO DIFFIO_TX_R49n DIFFOUT_R98n R12 Yes DQ30R DQ32R6A VREFB6AN0 IO DIFFIO_RX_R50p DIFFOUT_R99p F8 Yes DQ31R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R50n DIFFOUT_R99n F7 Yes DQ31R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R50p DIFFOUT_R100p N12 Yes DQ31R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R50n DIFFOUT_R100n P11 Yes DQ31R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R51p DIFFOUT_R101p G6 Yes DQS31R DQS33R/CQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R51n DIFFOUT_R101n G5 Yes DQSn31R DQSn33R/DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R51p DIFFOUT_R102p M10 Yes DQ32R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R51n DIFFOUT_R102n N10 Yes DQ32R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R52p DIFFOUT_R103p H9 Yes DQS32R DQ33R/CQn33R DQS34R/CQ34R6A VREFB6AN0 IO DIFFIO_RX_R52n DIFFOUT_R103n J9 Yes DQSn32R DQ33R DQSn34R/DQ34R6A VREFB6AN0 IO DIFFIO_TX_R52p DIFFOUT_R104p L10 Yes DQ32R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R52n DIFFOUT_R104n M9 Yes DQ32R DQ33R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R53p DIFFOUT_R105p G10 Yes DQ33R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R53n DIFFOUT_R105n H10 Yes DQ33R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R53p DIFFOUT_R106p R14 Yes DQ33R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R53n DIFFOUT_R106n P13 Yes DQ33R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R54p DIFFOUT_R107p F9 Yes DQS33R DQS34R/CQ34R DQ34R/CQn34R6A VREFB6AN0 IO DIFFIO_RX_R54n DIFFOUT_R107n G8 Yes DQSn33R DQSn34R/DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R54p DIFFOUT_R108p T15 Yes DQ34R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R54n DIFFOUT_R108n U15 Yes DQ34R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R55p DIFFOUT_R109p E8 Yes DQS34R DQ34R/CQn34R DQ34R6A VREFB6AN0 IO DIFFIO_RX_R55n DIFFOUT_R109n E7 Yes DQSn34R DQ34R DQ34R

Page 85: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 85 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

6A VREFB6AN0 IO DIFFIO_TX_R55p DIFFOUT_R110p H11 Yes DQ34R DQ34R DQ34R6A VREFB6AN0 IO DIFFIO_TX_R55n DIFFOUT_R110n J11 Yes DQ34R DQ34R DQ34R6A VREFB6AN0 IO RUP6A DIFFIO_RX_R56p DIFFOUT_R111p F6 Yes6A VREFB6AN0 IO RDN6A DIFFIO_RX_R56n DIFFOUT_R111n F5 Yes6A VREFB6AN0 IO PLL_R1_FB_CLKOUT0p DIFFIO_TX_R56p DIFFOUT_R112p K11 Yes6A VREFB6AN0 IO PLL_R1_CLKOUT0n DIFFIO_TX_R56n DIFFOUT_R112n L11 Yes6A VREFB6AN0 PLL_R1_CLKp PLL_R1_CLKp E6 No6A VREFB6AN0 PLL_R1_CLKn PLL_R1_CLKn E5 No

MSEL2 MSEL2 F10 NoMSEL1 MSEL1 E9 NoMSEL0 MSEL0 A9 No

7A VREFB7AN0 IO DIFFOUT_T1n B10 Yes DQ1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T1p C10 Yes DQ1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO RDN7A DIFFIO_RX_T1n DIFFOUT_T2n A11 Yes DQSn1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO RUP7A DIFFIO_RX_T1p DIFFOUT_T2p A12 Yes DQS1T DQ1T/CQn1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T3n C12 Yes DQ1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T3p B11 Yes DQ1T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T2n DIFFOUT_T4n A13 Yes DQSn2T DQSn1T/DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T2p DIFFOUT_T4p B13 Yes DQS2T DQS1T/CQ1T DQ1T/CQn1T DQ1T7A VREFB7AN0 IO DIFFOUT_T5n B14 Yes DQ2T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T5p C13 Yes DQ2T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T3n DIFFOUT_T6n C14 Yes DQ2T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T3p DIFFOUT_T6p D14 Yes DQ2T DQ1T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T7n E11 Yes DQ3T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T7p F11 Yes DQ3T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T4n DIFFOUT_T8n D10 Yes DQSn3T DQ2T DQSn1T/DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T4p DIFFOUT_T8p D11 Yes DQS3T DQ2T/CQn2T DQS1T/CQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T9n D12 Yes DQ3T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T9p F12 Yes DQ3T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T5n DIFFOUT_T10n E14 Yes DQSn4T DQSn2T/DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T5p DIFFOUT_T10p F14 Yes DQS4T DQS2T/CQ2T DQ1T DQ1T/CQn1T7A VREFB7AN0 IO DIFFOUT_T11n F13 Yes DQ4T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T11p E13 Yes DQ4T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T6n DIFFOUT_T12n G14 Yes DQ4T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T6p DIFFOUT_T12p G15 Yes DQ4T DQ2T DQ1T DQ1T7A VREFB7AN0 IO DIFFOUT_T13n L14 Yes DQ5T DQ3T DQ2T DQ1T7A VREFB7AN0 IO DIFFOUT_T13p K13 Yes DQ5T DQ3T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T7n DIFFOUT_T14n J12 Yes DQSn5T DQ3T DQ2T DQSn1T/DQ1T7A VREFB7AN0 IO DIFFIO_RX_T7p DIFFOUT_T14p J13 Yes DQS5T DQ3T/CQn3T DQ2T DQS1T/CQ1T7A VREFB7AN0 IO DIFFOUT_T15n H13 Yes DQ5T DQ3T DQ2T DQ1T7A VREFB7AN0 IO DIFFOUT_T15p G12 Yes DQ5T DQ3T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T8n DIFFOUT_T16n J15 Yes DQSn6T DQSn3T/DQ3T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T8p DIFFOUT_T16p K15 Yes DQS6T DQS3T/CQ3T DQ2T/CQn2T DQ1T7A VREFB7AN0 IO DIFFOUT_T17n H14 Yes DQ6T DQ3T DQ2T DQ1T7A VREFB7AN0 IO DIFFOUT_T17p J14 Yes DQ6T DQ3T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T9n DIFFOUT_T18n L16 Yes DQ6T DQ3T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T9p DIFFOUT_T18p M16 Yes DQ6T DQ3T DQ2T DQ1T7A VREFB7AN0 IO DIFFOUT_T19n N16 Yes DQ7T DQ4T DQ2T DQ1T7A VREFB7AN0 IO DIFFOUT_T19p N15 Yes DQ7T DQ4T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T10n DIFFOUT_T20n M14 Yes DQSn7T DQ4T DQSn2T/DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T10p DIFFOUT_T20p N14 Yes DQS7T DQ4T/CQn4T DQS2T/CQ2T DQ1T7A VREFB7AN0 IO DIFFOUT_T21n R15 Yes DQ7T DQ4T DQ2T DQ1T7A VREFB7AN0 IO DIFFOUT_T21p P14 Yes DQ7T DQ4T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T11n DIFFOUT_T22n P16 Yes DQSn8T DQSn4T/DQ4T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T11p DIFFOUT_T22p R16 Yes DQS8T DQS4T/CQ4T DQ2T DQ1T7A VREFB7AN0 IO DIFFOUT_T23n N17 Yes DQ8T DQ4T DQ2T DQ1T7A VREFB7AN0 IO DIFFOUT_T23p P17 Yes DQ8T DQ4T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T12n DIFFOUT_T24n R17 Yes DQ8T DQ4T DQ2T DQ1T7A VREFB7AN0 IO DIFFIO_RX_T12p DIFFOUT_T24p T17 Yes DQ8T DQ4T DQ2T DQ1T7B VREFB7BN0 IO DIFFOUT_T25n A15 Yes DQ9T DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T25p A14 Yes DQ9T DQ9T DQ9T DQ9T

Page 86: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 86 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

7B VREFB7BN0 IO DIFFIO_RX_T13n DIFFOUT_T26n A16 Yes DQSn9T DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T13p DIFFOUT_T26p B16 Yes DQS9T DQ9T/CQn9T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T27n A17 Yes DQ9T DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T27p B17 Yes DQ9T DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T14n DIFFOUT_T28n A18 Yes DQSn10T DQSn9T/DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T14p DIFFOUT_T28p A19 Yes DQS10T DQS9T/CQ9T DQ9T/CQn9T DQ9T7B VREFB7BN0 IO DIFFOUT_T29n B19 Yes DQ10T DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T29p A20 Yes DQ10T DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T15n DIFFOUT_T30n C18 Yes DQ10T DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T15p DIFFOUT_T30p C19 Yes DQ10T DQ9T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T31n F16 Yes DQ11T DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T31p F15 Yes DQ11T DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T16n DIFFOUT_T32n C15 Yes DQSn11T DQ10T DQSn9T/DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T16p DIFFOUT_T32p D15 Yes DQS11T DQ10T/CQn10T DQS9T/CQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T33n D16 Yes DQ11T DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T33p E16 Yes DQ11T DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T17n DIFFOUT_T34n D17 Yes DQSn12T DQSn10T/DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T17p DIFFOUT_T34p E17 Yes DQS12T DQS10T/CQ10T DQ9T DQ9T/CQn9T7B VREFB7BN0 IO DIFFOUT_T35n D18 Yes DQ12T DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T35p C17 Yes DQ12T DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T18n DIFFOUT_T36n D19 Yes DQ12T DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T18p DIFFOUT_T36p E19 Yes DQ12T DQ10T DQ9T DQ9T7B VREFB7BN0 IO DIFFOUT_T37n H17 Yes DQ13T DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T37p H16 Yes DQ13T DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T19n DIFFOUT_T38n J16 Yes DQSn13T DQ11T DQ10T DQSn9T/DQ9T7B VREFB7BN0 IO DIFFIO_RX_T19p DIFFOUT_T38p K16 Yes DQS13T DQ11T/CQn11T DQ10T DQS9T/CQ9T7B VREFB7BN0 IO DIFFOUT_T39n F17 Yes DQ13T DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T39p G17 Yes DQ13T DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T20n DIFFOUT_T40n G18 Yes DQSn14T DQSn11T/DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T20p DIFFOUT_T40p H19 Yes DQS14T DQS11T/CQ11T DQ10T/CQn10T DQ9T7B VREFB7BN0 IO DIFFOUT_T41n J19 Yes DQ14T DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T41p J18 Yes DQ14T DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T21n DIFFOUT_T42n F19 Yes DQ14T DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T21p DIFFOUT_T42p G19 Yes DQ14T DQ11T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T43n K18 Yes DQ15T DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T43p M17 Yes DQ15T DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T22n DIFFOUT_T44n K17 Yes DQSn15T DQ12T DQSn10T/DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T22p DIFFOUT_T44p L17 Yes DQS15T DQ12T/CQn12T DQS10T/CQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T45n K19 Yes DQ15T DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T45p N18 Yes DQ15T DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T23n DIFFOUT_T46n M19 Yes DQSn16T DQSn12T/DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T23p DIFFOUT_T46p N19 Yes DQS16T DQS12T/CQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T47n R19 Yes DQ16T DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFOUT_T47p T19 Yes DQ16T DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T24n DIFFOUT_T48n P19 Yes DQ16T DQ12T DQ10T DQ9T7B VREFB7BN0 IO DIFFIO_RX_T24p DIFFOUT_T48p R18 Yes DQ16T DQ12T DQ10T DQ9T7C VREFB7CN0 IO DIFFOUT_T49n B22 Yes DQ17T DQ17T7C VREFB7CN0 IO DIFFOUT_T49p A21 Yes DQ17T DQ17T7C VREFB7CN0 IO DIFFIO_RX_T25n DIFFOUT_T50n B20 Yes DQSn17T DQ17T7C VREFB7CN0 IO DIFFIO_RX_T25p DIFFOUT_T50p C20 Yes DQS17T DQ17T/CQn17T7C VREFB7CN0 IO DIFFOUT_T51n D22 Yes DQ17T DQ17T7C VREFB7CN0 IO DIFFOUT_T51p C22 Yes DQ17T DQ17T7C VREFB7CN0 IO DIFFIO_RX_T26n DIFFOUT_T52n D20 Yes DQSn18T DQSn17T/DQ17T7C VREFB7CN0 IO DIFFIO_RX_T26p DIFFOUT_T52p D21 Yes DQS18T DQS17T/CQ17T7C VREFB7CN0 IO DIFFOUT_T53n F22 Yes DQ18T DQ17T7C VREFB7CN0 IO DIFFOUT_T53p E22 Yes DQ18T DQ17T7C VREFB7CN0 IO DIFFIO_RX_T27n DIFFOUT_T54n E20 Yes DQ18T DQ17T7C VREFB7CN0 IO DIFFIO_RX_T27p DIFFOUT_T54p F21 Yes DQ18T DQ17T7C VREFB7CN0 IO DIFFOUT_T55n G21 Yes DQ19T7C VREFB7CN0 IO DIFFOUT_T55p F20 Yes DQ19T7C VREFB7CN0 IO DIFFIO_RX_T28n DIFFOUT_T56n G20 Yes DQSn19T

Page 87: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 87 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

7C VREFB7CN0 IO DIFFIO_RX_T28p DIFFOUT_T56p H20 Yes DQS19T7C VREFB7CN0 IO DIFFOUT_T57n H22 Yes DQ19T7C VREFB7CN0 IO DIFFOUT_T57p J22 Yes DQ19T7C VREFB7CN0 IO DIFFIO_RX_T29n DIFFOUT_T58n R21 Yes7C VREFB7CN0 IO DIFFIO_RX_T29p DIFFOUT_T58p T21 Yes7C VREFB7CN0 IO PLL_T2_CLKOUT4 DIFFOUT_T59n P20 No7C VREFB7CN0 IO PLL_T2_CLKOUT3 DIFFOUT_T59p N20 No7C VREFB7CN0 IO DIFFIO_RX_T30n DIFFOUT_T60n P22 No7C VREFB7CN0 IO DIFFIO_RX_T30p DIFFOUT_T60p R22 No7C VREFB7CN0 IO PLL_T2_CLKOUT0n DIFFOUT_T61n N22 No7C VREFB7CN0 IO PLL_T2_CLKOUT0p DIFFOUT_T61p N21 No7C VREFB7CN0 IO PLL_T2_FBn/CLKOUT2 DIFFIO_RX_T31n DIFFOUT_T62n K20 No7C VREFB7CN0 IO PLL_T2_FBp/CLKOUT1 DIFFIO_RX_T31p DIFFOUT_T62p L20 No7C VREFB7CN0 IO CLK13n DIFFOUT_T63n M21 No7C VREFB7CN0 IO CLK13p DIFFOUT_T63p M22 No7C VREFB7CN0 IO CLK12n DIFFIO_RX_T32n DIFFOUT_T64n J20 No7C VREFB7CN0 IO CLK12p DIFFIO_RX_T32p DIFFOUT_T64p J21 No8C VREFB8CN0 IO CLK14p DIFFIO_RX_T33p DIFFOUT_T65p R23 No8C VREFB8CN0 IO CLK14n DIFFIO_RX_T33n DIFFOUT_T65n P23 No8C VREFB8CN0 IO CLK15p DIFFOUT_T66p N24 No8C VREFB8CN0 IO CLK15n DIFFOUT_T66n N23 No8C VREFB8CN0 IO PLL_T1_FBp/CLKOUT1 DIFFIO_RX_T34p DIFFOUT_T67p J24 No8C VREFB8CN0 IO PLL_T1_FBn/CLKOUT2 DIFFIO_RX_T34n DIFFOUT_T67n H23 No8C VREFB8CN0 IO PLL_T1_CLKOUT0p DIFFOUT_T68p T23 No8C VREFB8CN0 IO PLL_T1_CLKOUT0n DIFFOUT_T68n R24 No8C VREFB8CN0 IO DIFFIO_RX_T35p DIFFOUT_T69p G25 No8C VREFB8CN0 IO DIFFIO_RX_T35n DIFFOUT_T69n G24 No8C VREFB8CN0 IO PLL_T1_CLKOUT3 DIFFOUT_T70p M25 No8C VREFB8CN0 IO PLL_T1_CLKOUT4 DIFFOUT_T70n L25 No8C VREFB8CN0 IO DIFFIO_RX_T36p DIFFOUT_T71p K25 Yes8C VREFB8CN0 IO DIFFIO_RX_T36n DIFFOUT_T71n J25 Yes8C VREFB8CN0 IO DIFFOUT_T72p G23 Yes DQ20T8C VREFB8CN0 IO DIFFOUT_T72n F23 Yes DQ20T8C VREFB8CN0 IO DIFFIO_RX_T37p DIFFOUT_T73p E25 Yes DQS20T8C VREFB8CN0 IO DIFFIO_RX_T37n DIFFOUT_T73n D25 Yes DQSn20T8C VREFB8CN0 IO DIFFOUT_T74p F24 Yes DQ20T8C VREFB8CN0 IO DIFFOUT_T74n F25 Yes DQ20T8C VREFB8CN0 IO DIFFIO_RX_T38p DIFFOUT_T75p D24 Yes DQ21T DQ22T8C VREFB8CN0 IO DIFFIO_RX_T38n DIFFOUT_T75n D23 Yes DQ21T DQ22T8C VREFB8CN0 IO DIFFOUT_T76p A22 Yes DQ21T DQ22T8C VREFB8CN0 IO DIFFOUT_T76n A23 Yes DQ21T DQ22T8C VREFB8CN0 IO DIFFIO_RX_T39p DIFFOUT_T77p C23 Yes DQS21T DQS22T/CQ22T8C VREFB8CN0 IO DIFFIO_RX_T39n DIFFOUT_T77n B23 Yes DQSn21T DQSn22T/DQ22T8C VREFB8CN0 IO DIFFOUT_T78p A24 Yes DQ22T DQ22T8C VREFB8CN0 IO DIFFOUT_T78n C24 Yes DQ22T DQ22T8C VREFB8CN0 IO RUP8C DIFFIO_RX_T40p DIFFOUT_T79p B25 Yes DQS22T DQ22T/CQn22T8C VREFB8CN0 IO RDN8C DIFFIO_RX_T40n DIFFOUT_T79n A26 Yes DQSn22T DQ22T8C VREFB8CN0 IO DIFFOUT_T80p C25 Yes DQ22T DQ22T8C VREFB8CN0 IO DIFFOUT_T80n A25 Yes DQ22T DQ22T8B VREFB8BN0 IO DIFFIO_RX_T41p DIFFOUT_T81p P25 Yes DQ23T DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T41n DIFFOUT_T81n N25 Yes DQ23T DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T82p R25 Yes DQ23T DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T82n T25 Yes DQ23T DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T42p DIFFOUT_T83p P26 Yes DQS23T DQS27T/CQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T42n DIFFOUT_T83n N26 Yes DQSn23T DQSn27T/DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T84p K26 Yes DQ24T DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T84n N27 Yes DQ24T DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T43p DIFFOUT_T85p M28 Yes DQS24T DQ27T/CQn27T DQS29T/CQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T43n DIFFOUT_T85n M27 Yes DQSn24T DQ27T DQSn29T/DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T86p L26 Yes DQ24T DQ27T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T86n M26 Yes DQ24T DQ27T DQ29T DQ30T

Page 88: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 88 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

8B VREFB8BN0 IO DIFFIO_RX_T44p DIFFOUT_T87p H26 Yes DQ25T DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T44n DIFFOUT_T87n G26 Yes DQ25T DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T88p J26 Yes DQ25T DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T88n J27 Yes DQ25T DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T45p DIFFOUT_T89p H28 Yes DQS25T DQS28T/CQ28T DQ29T/CQn29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T45n DIFFOUT_T89n G28 Yes DQSn25T DQSn28T/DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T90p F29 Yes DQ26T DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T90n G29 Yes DQ26T DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T46p DIFFOUT_T91p J29 Yes DQS26T DQ28T/CQn28T DQ29T DQS30T/CQ30T8B VREFB8BN0 IO DIFFIO_RX_T46n DIFFOUT_T91n H29 Yes DQSn26T DQ28T DQ29T DQSn30T/DQ30T8B VREFB8BN0 IO DIFFOUT_T92p J28 Yes DQ26T DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFOUT_T92n K28 Yes DQ26T DQ28T DQ29T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T47p DIFFOUT_T93p D27 Yes DQ27T DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T47n DIFFOUT_T93n D26 Yes DQ27T DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T94p F26 Yes DQ27T DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T94n E26 Yes DQ27T DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T48p DIFFOUT_T95p F28 Yes DQS27T DQS29T/CQ29T DQ30T DQ30T/CQn30T8B VREFB8BN0 IO DIFFIO_RX_T48n DIFFOUT_T95n F27 Yes DQSn27T DQSn29T/DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T96p D28 Yes DQ28T DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T96n E28 Yes DQ28T DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T49p DIFFOUT_T97p D29 Yes DQS28T DQ29T/CQn29T DQS30T/CQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T49n DIFFOUT_T97n C29 Yes DQSn28T DQ29T DQSn30T/DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T98p E29 Yes DQ28T DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T98n D30 Yes DQ28T DQ29T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T50p DIFFOUT_T99p C26 Yes DQ29T DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T50n DIFFOUT_T99n B26 Yes DQ29T DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T100p A27 Yes DQ29T DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T100n A28 Yes DQ29T DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T51p DIFFOUT_T101p C28 Yes DQS29T DQS30T/CQ30T DQ30T/CQn30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T51n DIFFOUT_T101n B28 Yes DQSn29T DQSn30T/DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T102p A29 Yes DQ30T DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T102n B29 Yes DQ30T DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T52p DIFFOUT_T103p A31 Yes DQS30T DQ30T/CQn30T DQ30T DQ30T8B VREFB8BN0 IO DIFFIO_RX_T52n DIFFOUT_T103n A30 Yes DQSn30T DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T104p C30 Yes DQ30T DQ30T DQ30T DQ30T8B VREFB8BN0 IO DIFFOUT_T104n B31 Yes DQ30T DQ30T DQ30T DQ30T8A VREFB8AN0 IO DIFFIO_RX_T53p DIFFOUT_T105p T27 Yes DQ31T DQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T53n DIFFOUT_T105n R27 Yes DQ31T DQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T106p N28 Yes DQ31T DQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T106n P28 Yes DQ31T DQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T54p DIFFOUT_T107p R28 Yes DQS31T DQS35T/CQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T54n DIFFOUT_T107n P29 Yes DQSn31T DQSn35T/DQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T108p N29 Yes DQ32T DQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T108n N30 Yes DQ32T DQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T55p DIFFOUT_T109p N31 Yes DQS32T DQ35T/CQn35T DQS37T/CQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T55n DIFFOUT_T109n M30 Yes DQSn32T DQ35T DQSn37T/DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T110p L29 Yes DQ32T DQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T110n M29 Yes DQ32T DQ35T DQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T56p DIFFOUT_T111p J30 Yes DQ33T DQ36T DQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T56n DIFFOUT_T111n H31 Yes DQ33T DQ36T DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T112p K29 Yes DQ33T DQ36T DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T112n K30 Yes DQ33T DQ36T DQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T57p DIFFOUT_T113p G31 Yes DQS33T DQS36T/CQ36T DQ37T/CQn37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T57n DIFFOUT_T113n G30 Yes DQSn33T DQSn36T/DQ36T DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T114p J32 Yes DQ34T DQ36T DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T114n H32 Yes DQ34T DQ36T DQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T58p DIFFOUT_T115p L32 Yes DQS34T DQ36T/CQn36T DQ37T DQS38T/CQ38T8A VREFB8AN0 IO DIFFIO_RX_T58n DIFFOUT_T115n K31 Yes DQSn34T DQ36T DQ37T DQSn38T/DQ38T8A VREFB8AN0 IO DIFFOUT_T116p J33 Yes DQ34T DQ36T DQ37T DQ38T8A VREFB8AN0 IO DIFFOUT_T116n K32 Yes DQ34T DQ36T DQ37T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T59p DIFFOUT_T117p F31 Yes DQ35T DQ37T DQ38T DQ38T

Page 89: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 89 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

8A VREFB8AN0 IO DIFFIO_RX_T59n DIFFOUT_T117n E31 Yes DQ35T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T118p D31 Yes DQ35T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T118n C31 Yes DQ35T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T60p DIFFOUT_T119p F32 Yes DQS35T DQS37T/CQ37T DQ38T DQ38T/CQn38T8A VREFB8AN0 IO DIFFIO_RX_T60n DIFFOUT_T119n E32 Yes DQSn35T DQSn37T/DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T120p E35 Yes DQ36T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T120n G33 Yes DQ36T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T61p DIFFOUT_T121p F34 Yes DQS36T DQ37T/CQn37T DQS38T/CQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T61n DIFFOUT_T121n E34 Yes DQSn36T DQ37T DQSn38T/DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T122p F35 Yes DQ36T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T122n F33 Yes DQ36T DQ37T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T62p DIFFOUT_T123p D33 Yes DQ37T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T62n DIFFOUT_T123n C33 Yes DQ37T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T124p D32 Yes DQ37T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T124n C32 Yes DQ37T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T63p DIFFOUT_T125p B32 Yes DQS37T DQS38T/CQ38T DQ38T/CQn38T DQ38T8A VREFB8AN0 IO DIFFIO_RX_T63n DIFFOUT_T125n A32 Yes DQSn37T DQSn38T/DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T126p A34 Yes DQ38T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T126n B34 Yes DQ38T DQ38T DQ38T DQ38T8A VREFB8AN0 IO RUP8A DIFFIO_RX_T64p DIFFOUT_T127p C34 Yes DQS38T DQ38T/CQn38T DQ38T DQ38T8A VREFB8AN0 IO RDN8A DIFFIO_RX_T64n DIFFOUT_T127n B35 Yes DQSn38T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T128p C35 Yes DQ38T DQ38T DQ38T DQ38T8A VREFB8AN0 IO DIFFOUT_T128n D35 Yes DQ38T DQ38T DQ38T DQ38TQL3 GXB_TX_L15p D37 NoQL3 GXB_TX_L15n C37 NoQL3 GXB_RX_L15p B38 NoQL3 GXB_RX_L15n A38 NoQL3 GXB_TX_L14p D39 NoQL3 GXB_TX_L14n C39 NoQL3 GXB_RX_L14p B40 NoQL3 GXB_RX_L14n A40 NoQL3 GXB_CMUTX_L7p B42 NoQL3 GXB_CMUTX_L7n A42 NoQL3 REFCLK_L7p,GXB_CMURX_L7p D43 NoQL3 REFCLK_L7n,GXB_CMURX_L7n D44 NoQL3 GXB_CMUTX_L6p E41 NoQL3 GXB_CMUTX_L6n E42 NoQL3 REFCLK_L6p,GXB_CMURX_L6p F43 NoQL3 REFCLK_L6n,GXB_CMURX_L6n F44 NoQL3 GXB_TX_L13p G41 NoQL3 GXB_TX_L13n G42 NoQL3 GXB_RX_L13p H43 NoQL3 GXB_RX_L13n H44 NoQL3 GXB_TX_L12p J41 NoQL3 GXB_TX_L12n J42 NoQL3 GXB_RX_L12p K43 NoQL3 GXB_RX_L12n K44 NoQL2 GXB_TX_L11p L41 NoQL2 GXB_TX_L11n L42 NoQL2 GXB_RX_L11p M43 NoQL2 GXB_RX_L11n M44 NoQL2 GXB_TX_L10p N41 NoQL2 GXB_TX_L10n N42 NoQL2 GXB_RX_L10p P43 NoQL2 GXB_RX_L10n P44 NoQL2 GXB_CMUTX_L5p R41 NoQL2 GXB_CMUTX_L5n R42 NoQL2 REFCLK_L5p,GXB_CMURX_L5p T43 NoQL2 REFCLK_L5n,GXB_CMURX_L5n T44 NoQL2 GXB_CMUTX_L4p U41 NoQL2 GXB_CMUTX_L4n U42 No

Page 90: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 90 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

QL2 REFCLK_L4p,GXB_CMURX_L4p V43 NoQL2 REFCLK_L4n,GXB_CMURX_L4n V44 NoQL2 GXB_TX_L9p W41 NoQL2 GXB_TX_L9n W42 NoQL2 GXB_RX_L9p Y43 NoQL2 GXB_RX_L9n Y44 NoQL2 GXB_TX_L8p AA41 NoQL2 GXB_TX_L8n AA42 NoQL2 GXB_RX_L8p AB43 NoQL2 GXB_RX_L8n AB44 NoQL1 GXB_TX_L7p AC41 NoQL1 GXB_TX_L7n AC42 NoQL1 GXB_RX_L7p AD43 NoQL1 GXB_RX_L7n AD44 NoQL1 GXB_TX_L6p AE41 NoQL1 GXB_TX_L6n AE42 NoQL1 GXB_RX_L6p AF43 NoQL1 GXB_RX_L6n AF44 NoQL1 GXB_CMUTX_L3p AG41 NoQL1 GXB_CMUTX_L3n AG42 NoQL1 REFCLK_L3p,GXB_CMURX_L3p AH43 NoQL1 REFCLK_L3n,GXB_CMURX_L3n AH44 NoQL1 GXB_CMUTX_L2p AJ41 NoQL1 GXB_CMUTX_L2n AJ42 NoQL1 REFCLK_L2p,GXB_CMURX_L2p AK43 NoQL1 REFCLK_L2n,GXB_CMURX_L2n AK44 NoQL1 GXB_TX_L5p AL41 NoQL1 GXB_TX_L5n AL42 NoQL1 GXB_RX_L5p AM43 NoQL1 GXB_RX_L5n AM44 NoQL1 GXB_TX_L4p AN41 NoQL1 GXB_TX_L4n AN42 NoQL1 GXB_RX_L4p AP43 NoQL1 GXB_RX_L4n AP44 NoQL0 GXB_TX_L3p AR41 NoQL0 GXB_TX_L3n AR42 NoQL0 GXB_RX_L3p AT43 NoQL0 GXB_RX_L3n AT44 NoQL0 GXB_TX_L2p AU41 NoQL0 GXB_TX_L2n AU42 NoQL0 GXB_RX_L2p AV43 NoQL0 GXB_RX_L2n AV44 NoQL0 GXB_CMUTX_L1p AW41 NoQL0 GXB_CMUTX_L1n AW42 NoQL0 REFCLK_L1p,GXB_CMURX_L1p AY43 NoQL0 REFCLK_L1n,GXB_CMURX_L1n AY44 NoQL0 GXB_CMUTX_L0p BB43 NoQL0 GXB_CMUTX_L0n BB44 NoQL0 REFCLK_L0p,GXB_CMURX_L0p BC41 NoQL0 REFCLK_L0n,GXB_CMURX_L0n BD41 NoQL0 GXB_TX_L1p BA40 NoQL0 GXB_TX_L1n BB40 NoQL0 GXB_RX_L1p BC39 NoQL0 GXB_RX_L1n BD39 NoQL0 GXB_TX_L0p BA38 NoQL0 GXB_TX_L0n BB38 NoQL0 GXB_RX_L0p BC37 NoQL0 GXB_RX_L0n BD37 NoQR0 GXB_RX_R0n BD8 NoQR0 GXB_RX_R0p BC8 NoQR0 GXB_TX_R0n BB7 No

Page 91: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 91 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

QR0 GXB_TX_R0p BA7 NoQR0 GXB_RX_R1n BD6 NoQR0 GXB_RX_R1p BC6 NoQR0 GXB_TX_R1n BB5 NoQR0 GXB_TX_R1p BA5 NoQR0 REFCLK_R0n,GXB_CMURX_R0n BB1 NoQR0 REFCLK_R0p,GXB_CMURX_R0p BB2 NoQR0 GXB_CMUTX_R0n BD4 NoQR0 GXB_CMUTX_R0p BC4 NoQR0 REFCLK_R1n,GXB_CMURX_R1n AY1 NoQR0 REFCLK_R1p,GXB_CMURX_R1p AY2 NoQR0 GXB_CMUTX_R1n AW3 NoQR0 GXB_CMUTX_R1p AW4 NoQR0 GXB_RX_R2n AV1 NoQR0 GXB_RX_R2p AV2 NoQR0 GXB_TX_R2n AU3 NoQR0 GXB_TX_R2p AU4 NoQR0 GXB_RX_R3n AT1 NoQR0 GXB_RX_R3p AT2 NoQR0 GXB_TX_R3n AR3 NoQR0 GXB_TX_R3p AR4 NoQR1 GXB_RX_R4n AP1 NoQR1 GXB_RX_R4p AP2 NoQR1 GXB_TX_R4n AN3 NoQR1 GXB_TX_R4p AN4 NoQR1 GXB_RX_R5n AM1 NoQR1 GXB_RX_R5p AM2 NoQR1 GXB_TX_R5n AL3 NoQR1 GXB_TX_R5p AL4 NoQR1 REFCLK_R2n,GXB_CMURX_R2n AK1 NoQR1 REFCLK_R2p,GXB_CMURX_R2p AK2 NoQR1 GXB_CMUTX_R2n AJ3 NoQR1 GXB_CMUTX_R2p AJ4 NoQR1 REFCLK_R3n,GXB_CMURX_R3n AH1 NoQR1 REFCLK_R3p,GXB_CMURX_R3p AH2 NoQR1 GXB_CMUTX_R3n AG3 NoQR1 GXB_CMUTX_R3p AG4 NoQR1 GXB_RX_R6n AF1 NoQR1 GXB_RX_R6p AF2 NoQR1 GXB_TX_R6n AE3 NoQR1 GXB_TX_R6p AE4 NoQR1 GXB_RX_R7n AD1 NoQR1 GXB_RX_R7p AD2 NoQR1 GXB_TX_R7n AC3 NoQR1 GXB_TX_R7p AC4 NoQR2 GXB_RX_R8n AB1 NoQR2 GXB_RX_R8p AB2 NoQR2 GXB_TX_R8n AA3 NoQR2 GXB_TX_R8p AA4 NoQR2 GXB_RX_R9n Y1 NoQR2 GXB_RX_R9p Y2 NoQR2 GXB_TX_R9n W3 NoQR2 GXB_TX_R9p W4 NoQR2 REFCLK_R4n,GXB_CMURX_R4n V1 NoQR2 REFCLK_R4p,GXB_CMURX_R4p V2 NoQR2 GXB_CMUTX_R4n U3 NoQR2 GXB_CMUTX_R4p U4 NoQR2 REFCLK_R5n,GXB_CMURX_R5n T1 NoQR2 REFCLK_R5p,GXB_CMURX_R5p T2 NoQR2 GXB_CMUTX_R5n R3 NoQR2 GXB_CMUTX_R5p R4 No

Page 92: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 92 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

QR2 GXB_RX_R10n P1 NoQR2 GXB_RX_R10p P2 NoQR2 GXB_TX_R10n N3 NoQR2 GXB_TX_R10p N4 NoQR2 GXB_RX_R11n M1 NoQR2 GXB_RX_R11p M2 NoQR2 GXB_TX_R11n L3 NoQR2 GXB_TX_R11p L4 NoQR3 GXB_RX_R12n K1 NoQR3 GXB_RX_R12p K2 NoQR3 GXB_TX_R12n J3 NoQR3 GXB_TX_R12p J4 NoQR3 GXB_RX_R13n H1 NoQR3 GXB_RX_R13p H2 NoQR3 GXB_TX_R13n G3 NoQR3 GXB_TX_R13p G4 NoQR3 REFCLK_R6n,GXB_CMURX_R6n F1 NoQR3 REFCLK_R6p,GXB_CMURX_R6p F2 NoQR3 GXB_CMUTX_R6n E3 NoQR3 GXB_CMUTX_R6p E4 NoQR3 REFCLK_R7n,GXB_CMURX_R7n D1 NoQR3 REFCLK_R7p,GXB_CMURX_R7p D2 NoQR3 GXB_CMUTX_R7n A3 NoQR3 GXB_CMUTX_R7p B3 NoQR3 GXB_RX_R14n A5 NoQR3 GXB_RX_R14p B5 NoQR3 GXB_TX_R14n C6 NoQR3 GXB_TX_R14p D6 NoQR3 GXB_RX_R15n A7 NoQR3 GXB_RX_R15p B7 NoQR3 GXB_TX_R15n C8 NoQR3 GXB_TX_R15p D8 No

GND AY10 NoGND AB23 NoGND BC12 NoGND BC15 NoGND BC18 NoGND BC21 NoGND BC24 NoGND BC27 NoGND BC30 NoGND BC33 NoGND AY12 NoGND AY15 NoGND AY18 NoGND AY21 NoGND AY24 NoGND AY27 NoGND AY30 NoGND AY33 NoGND AV9 NoGND AV36 NoGND AU7 NoGND AU12 NoGND AU15 NoGND AU18 NoGND AU21 NoGND AU24 NoGND AU30 NoGND AU33 NoGND AU38 No

Page 93: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 93 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND AT27 NoGND AR9 NoGND AR36 NoGND AP7 NoGND AP12 NoGND AP15 NoGND AP18 NoGND AP21 NoGND AP24 NoGND AP27 NoGND AP30 NoGND AP33 NoGND AP38 NoGND AM9 NoGND AM36 NoGND AL7 NoGND AL12 NoGND AL15 NoGND AL18 NoGND AL21 NoGND AL24 NoGND AL27 NoGND AL30 NoGND AL33 NoGND AL38 NoGND AJ15 NoGND AH7 NoGND AH13 NoGND AH17 NoGND AH19 NoGND AH21 NoGND AH23 NoGND AH25 NoGND AH27 NoGND AH29 NoGND AH32 NoGND AH38 NoGND AG16 NoGND AG18 NoGND AG20 NoGND AG22 NoGND AG24 NoGND AG26 NoGND AG28 NoGND AF17 NoGND AF19 NoGND AF21 NoGND AF23 NoGND AF25 NoGND AF27 NoGND AF31 NoGND AE7 NoGND AE13 NoGND AE15 NoGND AE18 NoGND AE20 NoGND AE22 NoGND AE24 NoGND AE26 NoGND AE28 NoGND AE32 No

Page 94: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 94 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND AE38 NoGND AD17 NoGND AD19 NoGND AD21 NoGND AD23 NoGND AD25 NoGND AD27 NoGND AC18 NoGND AC20 NoGND AC24 NoGND AC26 NoGND AC28 NoGND AC30 NoGND AB7 NoGND AB13 NoGND AB15 NoGND AB17 NoGND AB19 NoGND AB21 NoGND AB25 NoGND AB27 NoGND AB32 NoGND AB35 NoGND AB38 NoGND AA18 NoGND AA20 NoGND AA22 NoGND AA24 NoGND AA26 NoGND AA28 NoGND Y17 NoGND Y19 NoGND Y21 NoGND Y23 NoGND Y25 NoGND Y27 NoGND Y30 NoGND W7 NoGND W13 NoGND W15 NoGND W18 NoGND W20 NoGND W22 NoGND W24 NoGND W26 NoGND W28 NoGND W32 NoGND W39 NoGND V17 NoGND V19 NoGND V21 NoGND V23 NoGND V25 NoGND V27 NoGND V29 NoGND U16 NoGND U18 NoGND U20 NoGND U22 NoGND U24 NoGND U26 No

Page 95: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 95 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND U28 NoGND T7 NoGND T13 NoGND T29 NoGND T32 NoGND T38 NoGND P12 NoGND P15 NoGND P18 NoGND P21 NoGND P24 NoGND P27 NoGND P30 NoGND P33 NoGND N7 NoGND N9 NoGND N36 NoGND N38 NoGND L12 NoGND L15 NoGND L18 NoGND L21 NoGND L24 NoGND L27 NoGND L30 NoGND L33 NoGND K7 NoGND K9 NoGND K36 NoGND K38 NoGND H12 NoGND H15 NoGND H18 NoGND H21 NoGND H24 NoGND H27 NoGND H30 NoGND H33 NoGND G7 NoGND G9 NoGND G36 NoGND G38 NoGND E12 NoGND E15 NoGND E18 NoGND E21 NoGND E24 NoGND E27 NoGND E30 NoGND E33 NoGND B12 NoGND B15 NoGND B18 NoGND B21 NoGND B24 NoGND B27 NoGND B30 NoGND B33 NoGND A43 NoGND BD36 NoGND BD38 No

Page 96: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 96 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND BD40 NoGND BD42 NoGND BC36 NoGND BC38 NoGND BC40 NoGND BC42 NoGND BC43 NoGND BB36 NoGND BB37 NoGND BB39 NoGND BB41 NoGND BB42 NoGND BA37 NoGND BA39 NoGND BA41 NoGND BA42 NoGND BA43 NoGND BA44 NoGND AY41 NoGND AY42 NoGND AW43 NoGND AW44 NoGND AV41 NoGND AV42 NoGND AU43 NoGND AU44 NoGND AT41 NoGND AT42 NoGND AR43 NoGND AR44 NoGND AP41 NoGND AP42 NoGND AN43 NoGND AN44 NoGND AM41 NoGND AM42 NoGND AL43 NoGND AL44 NoGND AK41 NoGND AK42 NoGND AJ35 NoGND AJ43 NoGND AJ44 NoGND AH41 NoGND AH42 NoGND AG34 NoGND AG36 NoGND AG43 NoGND AG44 NoGND AF41 NoGND AF42 NoGND AE35 NoGND AE43 NoGND AE44 NoGND AD41 NoGND AD42 NoGND AC34 NoGND AC36 NoGND AC43 NoGND AC44 NoGND AB41 No

Page 97: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 97 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND AB42 NoGND AA35 NoGND AA43 NoGND AA44 NoGND Y41 NoGND Y42 NoGND W34 NoGND W36 NoGND W43 NoGND W44 NoGND V41 NoGND V42 NoGND U35 NoGND U43 NoGND U44 NoGND T41 NoGND T42 NoGND R34 NoGND R36 NoGND R43 NoGND R44 NoGND P41 NoGND P42 NoGND N43 NoGND N44 NoGND M41 NoGND M42 NoGND L43 NoGND L44 NoGND K41 NoGND K42 NoGND J43 NoGND J44 NoGND H41 NoGND H42 NoGND G43 NoGND G44 NoGND F41 NoGND F42 NoGND E43 NoGND E44 NoGND D36 NoGND D38 NoGND D40 NoGND D41 NoGND D42 NoGND C36 NoGND C38 NoGND C40 NoGND C41 NoGND C42 NoGND C43 NoGND C44 NoGND B37 NoGND B39 NoGND B41 NoGND B43 NoGND A37 NoGND A39 NoGND A41 NoGND BC44 No

Page 98: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 98 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND A8 NoGND BD3 NoGND BD5 NoGND BD7 NoGND BD9 NoGND BC1 NoGND BC2 NoGND BC3 NoGND BC5 NoGND BC7 NoGND BC9 NoGND BB3 NoGND BB4 NoGND BB6 NoGND BB8 NoGND BB9 NoGND BA1 NoGND BA2 NoGND BA3 NoGND BA4 NoGND BA6 NoGND BA8 NoGND AY3 NoGND AY4 NoGND AW1 NoGND AW2 NoGND AV3 NoGND AV4 NoGND AU1 NoGND AU2 NoGND AT3 NoGND AT4 NoGND AR1 NoGND AR2 NoGND AP3 NoGND AP4 NoGND AN1 NoGND AN2 NoGND AM3 NoGND AM4 NoGND AL1 NoGND AL2 NoGND AK3 NoGND AK4 NoGND AJ1 NoGND AJ2 NoGND AJ10 NoGND AH3 NoGND AH4 NoGND AG1 NoGND AG2 NoGND AG9 NoGND AG11 NoGND AF3 NoGND AF4 NoGND AE1 NoGND AE2 NoGND AE10 NoGND AD3 NoGND AD4 NoGND AC1 No

Page 99: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 99 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND AC2 NoGND AC9 NoGND AC11 NoGND AB3 NoGND AB4 NoGND AA1 NoGND AA2 NoGND AA10 NoGND Y3 NoGND Y4 NoGND W1 NoGND W2 NoGND W9 NoGND W11 NoGND V3 NoGND V4 NoGND U1 NoGND U2 NoGND U10 NoGND T3 NoGND T4 NoGND R1 NoGND R2 NoGND R9 NoGND R11 NoGND P3 NoGND P4 NoGND N1 NoGND N2 NoGND M3 NoGND M4 NoGND L1 NoGND L2 NoGND K3 NoGND K4 NoGND J1 NoGND J2 NoGND H3 NoGND H4 NoGND G1 NoGND G2 NoGND F3 NoGND F4 NoGND E1 NoGND E2 NoGND D3 NoGND D4 NoGND D5 NoGND D7 NoGND D9 NoGND C1 NoGND C2 NoGND C3 NoGND C4 NoGND C5 NoGND C7 NoGND C9 NoGND B2 NoGND B4 NoGND B6 NoGND B8 No

Page 100: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 100 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

GND A2 NoGND A4 NoGND A6 NoVCC AB22 NoVCC AH18 NoVCC AH28 NoVCC AG17 NoVCC AG21 NoVCC AG23 NoVCC AG25 NoVCC AG27 NoVCC AF18 NoVCC AF20 NoVCC AF22 NoVCC AF24 NoVCC AF28 NoVCC AE17 NoVCC AE21 NoVCC AE23 NoVCC AE25 NoVCC AE27 NoVCC AD18 NoVCC AD20 NoVCC AD22 NoVCC AD24 NoVCC AD28 NoVCC AC17 NoVCC AC21 NoVCC AC23 NoVCC AC25 NoVCC AC27 NoVCC AB18 NoVCC AB20 NoVCC AB24 NoVCC AB28 NoVCC AA17 NoVCC AA21 NoVCC AA23 NoVCC AA25 NoVCC AA27 NoVCC Y18 NoVCC Y20 NoVCC Y22 NoVCC Y24 NoVCC Y28 NoVCC W17 NoVCC W21 NoVCC W23 NoVCC W25 NoVCC W27 NoVCC V16 NoVCC V18 NoVCC V20 NoVCC V22 NoVCC V24 NoVCC V28 NoVCC U17 NoVCC U27 NoVCC U29 NoVCC T28 NoVCC AJ23 No

Page 101: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 101 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

VCC AH20 NoVCC AH22 NoVCC AH24 NoVCC AH26 NoVCC AG19 NoVCC AF26 NoVCC AE19 NoVCC AD26 NoVCC AC19 NoVCC AB26 NoVCC AA19 NoVCC Y26 NoVCC W19 NoVCC V26 NoVCC U19 NoVCC U21 NoVCC U23 NoVCC U25 NoVCC T22 NoVCC AH34 NoVCC AJ34 NoVCC AE34 NoVCC Y34 NoVCC U34 NoVCC T34 NoVCC AJ11 NoVCC AH11 NoVCC AE11 NoVCC Y11 NoVCC U11 NoVCC T11 NoVCCPT AC31 NoVCCPT AC32 NoVCCPT AT22 NoVCCPT AC13 NoVCCPT AC14 NoVCCPT J23 NoDNU AC22 NoVCCPGM AM32 NoVCCPGM AM13 NoTEMPDIODEn G11 NoTEMPDIODEp B9 NoVCC_CLKIN3C AR24 NoVCC_CLKIN4C AR21 NoVCC_CLKIN7C K21 NoVCC_CLKIN8C K24 NoVCCBAT L13 NoVCCA_PLL_B1 AR23 NoVCCA_PLL_B2 AR22 NoVCCA_PLL_L1 M32 NoVCCA_PLL_L2 AA32 NoVCCA_PLL_L3 AD32 NoVCCA_PLL_L4 AP32 NoVCCA_PLL_R1 M13 NoVCCA_PLL_R2 AA13 NoVCCA_PLL_R3 AE12 NoVCCA_PLL_R4 AP13 NoVCCA_PLL_T1 K23 NoVCCA_PLL_T2 K22 NoVCCD_PLL_B1 AP23 NoVCCD_PLL_B2 AP22 No

Page 102: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 102 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

VCCD_PLL_L1 N32 NoVCCD_PLL_L2 AB31 NoVCCD_PLL_L3 AD31 NoVCCD_PLL_L4 AN32 NoVCCD_PLL_R1 N13 NoVCCD_PLL_R2 AB14 NoVCCD_PLL_R3 AD13 NoVCCD_PLL_R4 AN13 NoVCCD_PLL_T1 L23 NoVCCD_PLL_T2 L22 NoVCCIO1A U31 NoVCCIO1A M34 NoVCCIO1A L37 NoVCCIO1A H35 NoVCCIO1A H39 NoVCCIO1C V33 NoVCCIO1C V38 NoVCCIO1C T37 NoVCCIO1C N37 NoVCCIO2A AV39 NoVCCIO2A AT35 NoVCCIO2A AR38 NoVCCIO2A AN36 NoVCCIO2A AM34 NoVCCIO2B AL37 NoVCCIO2B AH33 NoVCCIO2C AJ38 NoVCCIO2C AG37 NoVCCIO2C AD37 NoVCCIO2C AB34 NoVCCIO3A BB34 NoVCCIO3A AW32 NoVCCIO3A AV30 NoVCCIO3A AP29 NoVCCIO3A AL31 NoVCCIO3B BB29 NoVCCIO3B BB27 NoVCCIO3B AW27 NoVCCIO3B AT28 NoVCCIO3B AN27 NoVCCIO3C BB24 NoVCCIO3C AU25 NoVCCIO3C AK25 NoVCCIO4A AW13 NoVCCIO4A BB11 NoVCCIO4A AT15 NoVCCIO4A AN16 NoVCCIO4A AL16 NoVCCIO4B BB16 NoVCCIO4B BB19 NoVCCIO4B AV17 NoVCCIO4B AR18 NoVCCIO4B AK19 NoVCCIO4C AV21 NoVCCIO4C BA21 NoVCCIO4C AN21 NoVCCIO5A AU6 NoVCCIO5A AP8 NoVCCIO5A AN10 NoVCCIO5A AK13 NoVCCIO5A AH15 No

Page 103: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 103 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

VCCIO5B AM8 NoVCCIO5B AF14 NoVCCIO5C AF8 NoVCCIO5C AD8 NoVCCIO5C AC7 NoVCCIO5C Y7 NoVCCIO6A T12 NoVCCIO6A T14 NoVCCIO6A N11 NoVCCIO6A L8 NoVCCIO6A J10 NoVCCIO6C Y13 NoVCCIO6C W8 NoVCCIO6C T8 NoVCCIO6C M7 NoVCCIO7A C11 NoVCCIO7A K14 NoVCCIO7A G13 NoVCCIO7A E10 NoVCCIO7A D13 NoVCCIO7B C16 NoVCCIO7B M18 NoVCCIO7B J17 NoVCCIO7B G16 NoVCCIO7B F18 NoVCCIO7C C21 NoVCCIO7C R20 NoVCCIO7C G22 NoVCCIO8A G32 NoVCCIO8A M31 NoVCCIO8A J31 NoVCCIO8A D34 NoVCCIO8A A33 NoVCCIO8B G27 NoVCCIO8B R26 NoVCCIO8B K27 NoVCCIO8B F30 NoVCCIO8B C27 NoVCCIO8C E23 NoVCCIO8C M24 NoVCCIO8C H25 NoVCCPD1A W29 NoVCCPD1C AA29 NoVCCPD2A AG29 NoVCCPD2B AE29 NoVCCPD2C AC29 NoVCCPD3A AJ29 NoVCCPD3B AJ27 NoVCCPD3C AJ25 NoVCCPD4A AJ17 NoVCCPD4B AJ19 NoVCCPD4C AJ21 NoVCCPD5A AH16 NoVCCPD5B AF16 NoVCCPD5C AD16 NoVCCPD6A Y16 NoVCCPD6C AB16 NoVCCPD7A T16 NoVCCPD7B T18 NoVCCPD7C T20 NoVCCPD8A R29 No

Page 104: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 104 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

VCCPD8B T26 NoVCCPD8C T24 No

1A VREFB1AN0 VREFB1AN0 VREFB1AN0 R32 No1C VREFB1CN0 VREFB1CN0 VREFB1CN0 Y33 No2A VREFB2AN0 VREFB2AN0 VREFB2AN0 AG30 No2B VREFB2BN0 VREFB2BN0 VREFB2BN0 AK37 No2C VREFB2CN0 VREFB2CN0 VREFB2CN0 AE37 No3A VREFB3AN0 VREFB3AN0 VREFB3AN0 AP31 No3B VREFB3BN0 VREFB3BN0 VREFB3BN0 AP26 No3C VREFB3CN0 VREFB3CN0 VREFB3CN0 AN25 No4A VREFB4AN0 VREFB4AN0 VREFB4AN0 AP14 No4B VREFB4BN0 VREFB4BN0 VREFB4BN0 AR17 No4C VREFB4CN0 VREFB4CN0 VREFB4CN0 AN22 No5A VREFB5AN0 VREFB5AN0 VREFB5AN0 AM10 No5B VREFB5BN0 VREFB5BN0 VREFB5BN0 AG12 No5C VREFB5CN0 VREFB5CN0 VREFB5CN0 AF7 No6A VREFB6AN0 VREFB6AN0 VREFB6AN0 K10 No6C VREFB6CN0 VREFB6CN0 VREFB6CN0 R7 No7A VREFB7AN0 VREFB7AN0 VREFB7AN0 M15 No7B VREFB7BN0 VREFB7BN0 VREFB7BN0 L19 No7C VREFB7CN0 VREFB7CN0 VREFB7CN0 M20 No8A VREFB8AN0 VREFB8AN0 VREFB8AN0 L31 No8B VREFB8BN0 VREFB8BN0 VREFB8BN0 L28 No8C VREFB8CN0 VREFB8CN0 VREFB8CN0 M23 No

NC A35 NoNC BA35 NoNC AW11 NoNC A10 NoNC AW39 NoNC AW40 NoNC AW6 NoNC AW5 NoNC AJ26 NoNC AJ28 NoNC AF29 NoNC AC16 NoNC AB29 NoNC AA16 NoNC Y29 NoNC W16 NoVCCAUX K33 NoVCCAUX AR33 NoVCCAUX AR12 NoVCCAUX K12 NoVCCA_L AK40 NoVCCA_L V40 NoVCCA_R V5 NoVCCA_R AK5 NoVCCH_GXBL0 AH36 NoVCCH_GXBL1 AD36 NoVCCH_GXBL2 Y36 NoVCCH_GXBL3 T36 NoVCCH_GXBR0 AH9 NoVCCH_GXBR1 AD9 NoVCCH_GXBR2 Y9 NoVCCH_GXBR3 T9 NoVCCL_GXBL0 AG35 NoVCCL_GXBL0 AH35 NoVCCL_GXBL1 AC35 NoVCCL_GXBL1 AD35 NoVCCL_GXBL2 W35 No

Page 105: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin List F1932 Page 105 of 110

Bank Number VREF Pin Name/Function Optional Function(s)

Configuration Function

Dedicated Tx/Rx Channel

Emulated LVDS Output Channel F1932

Dynamic OCT Support

DQS for X4 for F1932

DQS for X8/X9 for F1932

DQS for X16/X18 for F1932

DQS for X32/X36 for F1932

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

VCCL_GXBL2 Y35 NoVCCL_GXBL3 R35 NoVCCL_GXBL3 T35 NoVCCL_GXBR0 AG10 NoVCCL_GXBR0 AH10 NoVCCL_GXBR1 AC10 NoVCCL_GXBR1 AD10 NoVCCL_GXBR2 W10 NoVCCL_GXBR2 Y10 NoVCCL_GXBR3 R10 NoVCCL_GXBR3 T10 NoVCCR_L T40 NoVCCR_L AB40 NoVCCR_L AH40 NoVCCR_L AP40 NoVCCR_R T5 NoVCCR_R AB5 NoVCCR_R AH5 NoVCCR_R AP5 NoVCCT_L P40 NoVCCT_L Y40 NoVCCT_L AF40 NoVCCT_L AM40 NoVCCT_R P5 NoVCCT_R Y5 NoVCCT_R AF5 NoVCCT_R AM5 NoVCCHIP_L AA34 NoVCCHIP_L AB33 NoVCCHIP_L AC33 NoVCCHIP_L AD34 NoVCCHIP_L AD33 NoVCCHIP_R AA11 NoVCCHIP_R AB12 NoVCCHIP_R AC12 NoVCCHIP_R AD12 NoVCCHIP_R AD11 NoRREF_L0 BD43 NoRREF_L1 B44 NoRREF_R0 BD2 NoRREF_R1 B1 No

Notes:1. Altera's external memory interface IPs do not support placement of the BWSn pins outside the DQS/DQ group adjacent to the x32/x36 DQS/DQ groups where the write data pins reside. When using x32/x36 DQS/DQ groups that have 40 pins, BWSn inputs are not supported. However, if you are not using Altera's memory interface IPs and you are using x32/x36 DQS/DQ groups that have 40 pins, you can place the BWSn pins in a separate ×4 DQS/DQ group adjacent to the x32/x36 DQS/DQ group where the write data pins reside.

Page 106: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin Definitions Page 106 of 110

Pin Name Pin Type (1st and 2nd Function) Pin Description

CLK[1,3,8,10]p Clock, Input Dedicated high speed clock input pins 1, 3, 8, and 10 that can also be used for data inputs. OCT Rd is not supported on these pins.CLK[1,3,8,10]n Clock, Input Dedicated negative clock input pins for differential clock input that can also be used for data inputs. OCT Rd is not supported on these pins.

CLK[0,2,9,11]p I/O, Clock These pins can be used as I/O pins or clock input pins. OCT Rd is supported on these pins.CLK[0,2,9,11]n I/O, Clock These pins can be used as I/O pins or negative clock input pins for differential clock inputs. OCT Rd is supported on these pins.CLK[4:7,12:15]p I/O, Clock These pins can be used as I/O pins or clock input pins. OCT Rd is not supported on these pins.CLK[4:7,12:15]n I/O, Clock These pins can be used as I/O pins or negative clock input pins for differential clock inputs. OCT Rd is not supported on these pins.PLL_[L1,L4,R1,R4]_CLKp Clock, Input Dedicated clock input pins to PLL L1, L4, R1, and R4 respectively.PLL_[L1,L4,R1,R4]_CLKn Clock, Input Dedicated negative clock input pins for differential clock input to PLL L1, L4, R1, and R4 respectively.PLL_[L1, L2, L3, L4]_CLKOUT0nPLL_[R1, R2, R3, R4]_CLKOUT0n

I/O, Clock

PLL_[L1, L2, L3, L4]_FB_CLKOUT0pPLL_[R1, R2, R3, R4]_FB_CLKOUT0p

I/O, Clock

PLL_[T1,T2,B1,B2]_FBp/CLKOUT1 I/O, ClockPLL_[T1,T2,B1,B2]_FBn/CLKOUT2 I/O, ClockPLL_[T1,T2,B1,B2]_CLKOUT[3,4] I/O, Clock These pins can be used as I/O pins or two single-ended clock output pins.PLL_[T1,T2,B1,B2]_CLKOUT0p I/O, ClockPLL_[T1,T2,B1,B2]_CLKOUT0n I/O, Clock

nIO_PULLUP Input Dedicated input that chooses whether the internal pull-ups on the user I/O pins and dual-purpose I/O pins (DATA[0:7], CLKUSR, INIT_DONE, DEV_OE, DEV_CLRn) are on or off before and during configuration. A logic high turns off the weak pull-up, while a logic low turns them on.

TEMPDIODEp Input Pin used in conjunction with the temperature sensing diode (bias-high input) inside the FPGA.TEMPDIODEn Input Pin used in conjunction with the temperature sensing diode (bias-low input) inside the FPGA.MSEL[0:2] Input Configuration input pins that set the FPGA device configuration scheme.nCE Input Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the device is disabled.nCONFIG Input Dedicated configuration control input. Pulling this pin low during user-mode will cause the FPGA to lose its configuration data, enter a reset state,

and tri-state all I/O pins. Returning this pin to a logic high level will initiate reconfiguration. CONF_DONE Bidirectional

(open-drain)This is a dedicated configuration done pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O pin.

nCEO Output Output that drives low when device configuration is complete.nSTATUS Bidirectional

(open-drain)This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power-up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is driven low by an external source during configuration or initialization. It is not available as a user I/O pin.

PORSEL Input Dedicated input which selects between a POR time of 12 ms or 100 ms. A logic high selects a POR time of 12 ms and a logic low selects POR time of 100 ms.

nCSO Output Dedicated output control signal from the FPGA to the serial configuration device in AS mode that enables the configuration device.ASDO Output Control signal from the FPGA to the serial configuration device in AS mode used to read out configuration data.DCLK Input (PS, FPP)

Output (AS)Dedicated configuration clock pin. In PS and FPP configuration, DCLK is used to clock configuration data from an external source into the FPGA. In AS mode, DCLK is an output from the FPGA that provides timing for the configuration interface.

TCK Input Dedicated JTAG input pin.TMS Input Dedicated JTAG input pin.TDI Input Dedicated JTAG input pin.TDO Output Dedicated JTAG output pin.TRST Input Dedicated active low JTAG input pin. TRST is used to asynchronously reset the JTAG boundary-scan circuit.

CRC_ERROR (Note 6) I/O, Output(open-drain)

Active high signal that indicates that the error detection circuit has detected errors in the configuration SRAM bits. This pin is optional and is used when the CRC error detection circuit is enabled.

Dedicated Configuration/JTAG Pins

Optional/Dual-Purpose Configuration Pins

Each left and right PLL supports 2 clock I/O pins, configured either as 2 single ended I/O or one differential I/O pair. When using both pins as single ended I/Os, PLL_#_CLKOUT0n can be the clock output while the PLL_#_FB_CLKOUT0p is the external feedback input pin.

Dual purpose I/O pins that can be used as two single-ended outputs or one differential external feedback input pin.

I/O pins that can be used as two single-ended clock output pins or one differential clock output pair.

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

Notes (1), (2), (7)

Clock and PLL Pins

Page 107: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin Definitions Page 107 of 110

Pin Name Pin Type (1st and 2nd Function) Pin Description

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

Notes (1), (2), (7)

DEV_CLRn (Note 6) I/O, Input Optional pin that allows designers to override all clears on all device registers. When this pin is driven low, all registers are cleared; when this pin is driven high (VCCPGM), all registers behave as programmed.

DEV_OE (Note 6) I/O, Input Optional pin that allows designers to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven high (VCCPGM), all I/O pins behave as defined in the design.

DATA0 (Note 6) I/O, Input Dual-purpose configuration data input pin. The DATA0 pin can be used for bit-wide configuration or as an I/O pin after configuration is complete.

DATA[1:7] (Note 6) I/O, Input Dual-purpose configuration input data pins. The DATA[1:7] pins can be used for byte-wide configuration or as regular I/O pins. These pins can also be used as user I/O pins after configuration.

INIT_DONE (Note 6) I/O, Output(open-drain)

This is a dual-purpose pin and can be used as an I/O pin when not enabled as INIT_DONE. When enabled, a transition from low to high at the pin indicates when the device has entered user mode. If the INIT_DONE output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after configuration.

CLKUSR (Note 6) I/O, Input Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin.

DIFFIO_RX[##]p,DIFFIO_RX[##]n

I/O, RX channelThese are true LVDS receiver channels on side and column I/O banks. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.

DIFFIO_TX[##]p,DIFFIO_TX[##]n

I/O, TX channel These are true LVDS transmitter channels on side I/O banks. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.

DIFFOUT_[##]p,DIFFOUT_[##]n

I/O, TX channel These are emulated LVDS output channels. On column I/O banks, there are true LVDS input buffers but no true LVDS output buffers. However, all column user I/Os, including I/Os with true LVDS input buffers, can be configured as emulated LVDS output buffers. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.

DQS[1:38][T,B],DQS[1:34][L,R]

I/O,DQS Optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry. The shifted DQS signal can also drive to internal logic.

DQSn[1:38][T,B],DQSn[1:34][L,R]

I/O,DQSn Optional complementary data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry.

DQ[1:38][T,B],DQ[1:34][L,R]

I/O,DQ Optional data signal for use in external memory interfacing. The order of the DQ bits within a designated DQ bus is not important; however, use caution when making pin assignments if you plan on migrating to a different memory interface that has a different DQ bus width. Analyze the available DQ pins across all pertinent DQS columns in the pin list.

CQ[1:38][T,B],CQ[1:34][L,R]

DQS Optional data strobe signal for use in QDR II SRAM. These are the pins for echo clocks.

CQn[1:38][T,B],CQn[1:34][L,R]

DQS Optional complementary data strobe signal for use in QDR II SRAM. These are the pins for echo clocks.

RUP[1:8]A,RUP[3,8]C

I/O, Input Reference pins for I/O banks. The RUP pins share the same VCCIO with the I/O bank where they are located. The external precision resistor RUP must be connected to the designated RUP pin within the bank. If not required, this pin is a regular I/O pin.

RDN[1:8]A,RDN[3,8]C

I/O, Input Reference pins for I/O banks. The RDN pins share the same GND with the I/O bank where they are located. The external precision resistor RDN must be connected to the designated RDN pin within the bank. If not required, this pin is a regular I/O pin.

DNU Do Not Use Do not connect to power or ground or any other signal; must be left floating. NC No Connect Do not drive signals into these pins.

VCC Power VCC supplies power to the core and periphery.VCCD_PLL_[L,R][1:4],VCCD_PLL_[T,B][1:2]

Power Digital power for PLL[L[1:4],R[1:4],T[1:2],B[1:2]]. The designer must connect these pins to the voltage level that recommended in datasheet, even if the PLL is not used.

VCCPT Power Power supply for the programmable power technology.

Supply Pins

External Memory Interface Pins

Differential I/O Pins

Reference Pins

Page 108: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Pin Definitions Page 108 of 110

Pin Name Pin Type (1st and 2nd Function) Pin Description

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

Notes (1), (2), (7)

VCCA_PLL_[L,R][1:4],VCCA_PLL_[T,B][1:2]

Power Analog power for PLL [L[1:4],R[1:4],T[1:2],B[1:2]]. The designer must connect these pins to the voltage level that recommended in datasheet, even if the PLL is not used. It is advised to keep this pin isolated from other VCC for better jitter performance.

VCCAUX Power Auxiliary supply for the programmable power technology.VCCIO[1:8][A,C],VCCIO[2,3,4,5,7,8]B

Power These are I/O supply voltage pins for banks 1 through 8. Each bank can support a different voltage level. VCCIO supplies power to the output buffers for all LVDS, LVCMOS(1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V), HSTL(12, 15, 18), SSTL(15, 18, 2), 3.0 V PCI/PCI-X I/O as well as LVTTL 3.3 V I/O standards. VCCIO also supplies power to the input buffers used for LVCMOS(1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V), 3.0 V PCI/PCI-X and LVTTL 3.3 V I/O standards.

VCCPGM Power Configuration pins power supply.VCCPD[1:8][A,C],VCCPD[2,3,4,5,7,8]B

Power Dedicated power pins. This supply is used to power the I/O pre-drivers.

VCC_CLKIN[3,4,7,8]C Power Differential clock input power supply for top and bottom I/O banks.VCCBAT Power Battery back-up power supply for design security volatile key register.GND Ground Device ground pins. VREFB[1:8][A,C]N0,VREFB[2,3,4,5,7,8]BN0

Power Input reference voltage for each I/O bank. If a bank uses a voltage-referenced I/O standard, then these pins are used as the voltage-reference pins for the bank.

VCCHIP_[L,R] Power PCIe Hard IP digital power supply, specific to the left (L) side or right (R) side of the device.VCCR_[L,R] Power Analog power, receiver, specific to the left (L) side or right (R) side of the device.VCCT_[L,R] Power Analog power, transmitter, specific to the left (L) side or right (R) side of the device.VCCL_GXB[L,R][0:3] Power Analog power, block level clock distribution.VCCH_GXB[L,R][0:3] Power Analog power, block level TX buffers.VCCA_[L,R] Power Analog power, TX driver, RX receiver, CDR, specific to the left (L) side or right (R) side of the device.GXB_RX_[L,R][0:15]p (Note 3) Input High speed positive differential receiver channels. Specific to the left (L) side or right (R) side of the device. GXB_RX_[L,R][0:15]n (Note 3) Input High speed negative differential receiver channels. Specific to the left (L) side or right (R) side of the device. GXB_TX_[L,R][0:15]p (Note 3) Output High speed positive differential transmitter channels. Specific to the left (L) side or right (R) side of the device. GXB_TX_[L,R][0:15]n (Note 3) Output High speed negative differential transmitter channels. Specific to the left (L) side or right (R) side of the device. REFCLK_[L,R][0:7]pGXB_CMURX_[L,R][0:7]p(Note 4 and 5)

Input High speed differential reference clock positive, or CMU receiver channels, specific to the left (L) side or right (R) side of the device.

REFCLK_[L,R][0:7]nGXB_CMURX_[L,R][0:7]n(Note 4 and 5)

Input High speed differential reference clock complement, or CMU complementary receiver channel, specific to the left (L) side or right (R) side of the device.

GXB_CMUTX_[L,R][0:7]p (Note 5)GXB_CMUTX_[L,R][0:7]n

Output CMU transmitter channels, specific to the left (L) side or right (R) side of the device.

RREF_[L,R][0:1] Input Reference resistor for transceiver, specific to the left (L) side or right (R) side of the device. Notes:1. This pin definition is prepared based on the EP4SGX530. 2. Some of the pull-up /pull down resisitors mentioned in the table above may not be required, depending on the exact device configuration scheme.The ability to NC or short them may be valuable during the debug phase, should you be required to use a different configuration scheme. Refer to the Configuring Stratix IV GX Devices chapter in the Stratix IV GX Device Handbook for more information.3. Transceiver signals GXB_RX[0:15] and GXB_TX[0:15] are device specific.4. Dual purpose CMU Receiver channels. Can be used either as reference clock or CMU receiver channels in devices with 5th and 6th channels.5. Only available in package with 5th and 6th channels.6. These dual purpose configuration pins can only be used as configuration pins but not regular I/O in F780 of EP4SGX360 and EP4SGX290.7. Refer to Pin Connections Guidelines and datasheet for the recommended operating voltage.

Transceiver (I/O Banks) Pins

Page 109: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Bank & PLL Diagram Page 109 of 110

Note:1. This is only a pictorial representation to provide an idea of placement on the device. Refer to the pin list and the Quartus® II software for exact locations.

Tran

scei

ver B

lock

(QR

2)Tr

ansc

eive

r Blo

ck (Q

R1)

Tran

scei

ver B

lock

(QR

0)

Tran

scei

ver B

lock

(QL3

)Tr

ansc

eive

r Blo

ck (Q

L2)

Tran

scei

ver B

lock

(QL1

)Tr

ansc

eive

r Blo

ck (Q

L0)

PLL_L1 8B 8C PLL_T1 7C 7B

Tran

scei

ver B

lock

(QR

3)

PLL_R1

VREFB8AN0 VREFB8BN0 VREFB8CN0 VREFB7CN0 VREFB7BN0 VREFB7AN0

PLL_T2 7A8A

6A

VR

EFB

6AN

0

VR

EFB

1CN

0

1C 6C

VR

EFB

6CN

0

VR

EFB

1AN

0

1A

VR

EFB

2CN

0

2C

PLL_R2

PLL_L3 PLL_R3

PLL_L2

VR

EFB

2AN

0

2A 5A

VR

EFB

5AN

0

5C

VR

EFB

5CN

0

VR

EFB

2BN

0

2B 5B

VR

EFB

5BN

0

PLL_B2 VREFB4CN0 VREFB4BN0

3A 3B 3C 4C

VREFB4AN0 PLL_R4

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

4B 4A

PLL_L4 VREFB3AN0 VREFB3BN0 VREFB3CN0 PLL_B1

Page 110: Pin Information for the Stratix IV GX EP4SGX530 Device · 1c vrefb1cn0 io diffio_tx_l21p diffout_l41p ab25 yes dq13l dq12l dq12l 1c vrefb1cn0

PT-EP4SGX530-1.5Copyright © 2015 Altera Corp. Revision History Page 110 of 110

Version Number Date Changes Made1.0 9/25/2008 Initial release.1.1 12/22/2008 Updated VCCBAT from 2.5 V to 3.0 V.1.2 9/6/2009 Added F1760 package and removed recommended operating voltage in pin definition.

Added bank number for JTAG pins.Grouped nCSO, ASDO, and DCLK into dedicated configuration/JTAG pins in Pin Definitions.

1.4 2/25/2010 Added x32/x36 DQS group for F1152 and F1517 package1.5 2/4/2015 Added the Dynamic OCT Support columns to Pin List F1152, Pin List F1517, Pin List F1760, and Pin List F1932.

Pin Information for the Stratix® IV GX EP4SGX530 DeviceVersion 1.5

1.3 12/3/2009