may 30, 2014 ltc6803-4 battery monitor...may 30, 2014 ltc6803-4 battery monitor hardware/software...

13
0BDESCRIPTION Evaluation circuit DC1835A is a Battery Monitoring System to demonstrate the functional operation of the LTC6803-4 integrated circuit. The design includes the ability to bus up to 10 devices with built-in board-to- board ribbon-cable interconnects and selectively apply resistive loading to any cell for purposes of “Passive Balancing.” Additionally, the board includes a DC-DC boost conversion section to power the IC from an iso- lated external 5V supply. The external 5V supply also powers a data isolator so that the user SPI data bus is floating with respect to the monitored cells. 1BLTC6803-4 KEY FEATURES Separate Cell 0 ADC input (bottom-cell connection). Conversion range down to –300mV per cell. Addressable SPI interface (up to 16 devices). Packet Error Checking on command writes. 6X lower standby current than LTC6802. Power-down mode for “no battery drain”. Active pullup on discharge-control outputs (S pins). Extensive diagnostic commands. 2BDC1835A DEMO FEATURES Fully isolated data and power interface- no powering from cells. On-board 54V boost supply. Controllable discharging for Passive Balancing. Graphical User Interface (GUI) screen for demon- stration of new features and program code devel- opment. Dual SPI connectors for interconnecting multiple boards DC1835A May 30, 2014 LTC6803-4 Battery Monitor HARDWARE/SOFTWARE DEMONSTRATION BOARD MANUAL CELLS CONNECTOR (SEPARABLE) DISCHARGE SWITCHES SPI INPUT LTC6803-4 SPI OUTPUT DC-DC BOOST ADDRESS BITS DATA & POWER ISOLATOR

Upload: others

Post on 22-Jan-2021

6 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: May 30, 2014 LTC6803-4 Battery Monitor...May 30, 2014 LTC6803-4 Battery Monitor HARDWARE/SOFTWARE DEMONSTRATION BOARD MANUAL CELLS CONNECTOR (SEPARABLE) DISCHARGE SWITCHES SPI INPUT

0BDESCRIPTIONEvaluation circuit DC1835A is a Battery Monitoring System to demonstrate the functional operation of the LTC6803-4 integrated circuit. The design includes the ability to bus up to 10 devices with built-in board-to-board ribbon-cable interconnects and selectively apply resistive loading to any cell for purposes of “Passive Balancing.” Additionally, the board includes a DC-DC boost conversion section to power the IC from an iso-lated external 5V supply. The external 5V supply also powers a data isolator so that the user SPI data bus is floating with respect to the monitored cells.

1BLTC6803-4 KEY FEATURES Separate Cell 0 ADC input (bottom-cell connection). Conversion range down to –300mV per cell. Addressable SPI interface (up to 16 devices). Packet Error Checking on command writes. 6X lower standby current than LTC6802. Power-down mode for “no battery drain”. Active pullup on discharge-control outputs (S pins). Extensive diagnostic commands.

2BDC1835A DEMO FEATURES Fully isolated data and power interface- no powering

from cells. On-board 54V boost supply. Controllable discharging for Passive Balancing. Graphical User Interface (GUI) screen for demon-

stration of new features and program code devel-opment.

Dual SPI connectors for interconnecting multiple boards

DC1835A May 30, 2014

LTC6803-4 Battery Monitor HARDWARE/SOFTWARE DEMONSTRATION BOARD MANUAL

CELLS CONNECTOR (SEPARABLE)

DISCHARGE SWITCHES

SPI INPUT

LTC6803-4

SPI OUTPUT

DC-DC BOOST

ADDRESS BITS

DATA & POWER ISOLATOR

Page 2: May 30, 2014 LTC6803-4 Battery Monitor...May 30, 2014 LTC6803-4 Battery Monitor HARDWARE/SOFTWARE DEMONSTRATION BOARD MANUAL CELLS CONNECTOR (SEPARABLE) DISCHARGE SWITCHES SPI INPUT

DC1835A

2

3BGETTING STARTED WITH ONE BOARD CONNECTED

5BSINGLE BOARD CONNECTION TO PC AND GUI

Step 1. Set jumpers on DC1835A to the default posi-tions indicated in Table 1.

6BTABLE 1. JUMPER FUNCTIONS

JUMPER FUNCTION DEFAULT POSITION

DEFAULT POSITION ALTERNATIVE POSITION

JP1 Top of Stack (TOS) 1 Indicates that the cells monitored by the board are at the top of the battery stack to provide primary toggle polling. Only one de-vice should form the toggle frequency.

Forces device into the secondary toggle polling mode.

JP2-JP5 A0, A1, A2, A3 (address)

0 Sets hexadecimal address nibble to 0x0 Setting bits to 1 configures different device addresses, Used in the event there are multiple LTC6803-4 in a SPI bus.

JP6 +5V Source EXT Power is furnished by the External 5V turret connections.

Power is taken from the SPI BUS IN connec-tion.

Step 2. Connect an un-energized 5V supply to the Ex-ternal 5V power turrets (labeled EXT +5V and HOST GND). The supply will have the same ground potential as the ribbon signals in the SPI bus.

Step 3. Power up 5V supply. Current draw should be about 22mA.

Step 4. Connect DC590B Quick Eval USB cable to PC/Laptop USB port. Connect ribbon cable from DC590B to the SPI BUS IN port of DC1835A (H1). Make sure that the driver for DC590B has been downloaded from HUwww.linear.comUH and installed on the computer. This can be verified by running Quick Eval and seeing the message that there is a missing module for this board type. Close the Quick Eval program and then launch only the con-trol program:

LTC6803-2-4_GUI_Vxx_yyyymmdd.exe

When the DC590B Quick Eval board recognizes the String ID code from the DC1835A board, the pro-gram will open and present the control screen. This sometimes requires two launches of the GUI program to properly initialize.

A DC590B board has a required pull-up resistor for the SDO line already connected. If a system other than DC590 is driving the SPI interface, there must be a pull-up resistor installed in location R60 (0603 size, 2KΩ to 5KΩ is suitable). This pull-up resistor was not added to the DC1835A be-cause it would demand too much drive current for bussed operation on a multiple board setup.

Step 5. Connect the cells to be monitored to the cells connector J1. This connector is in two pieces. The setscrew piece can be unplugged to make it safer to attach wiring from a three to twelve cell battery stack. The LTC6803-4 is intended to measure from three to twelve individual cells with a total stack voltage of 9V to 51V.

With fewer than 12 cells to be monitored, the bot-tom cell of the stack should always be connected as Cell 1 between terminals J1-5(+cell contact) and J1-4(-cell contact). Terminal J1-4, is the Cell 0 ref-erence point for the battery cell stack. The second cell on the stack connects between terminals J1-6(+cell contact) and J1-5(-cell contact). All higher numbered terminals on J1 not used for cell con-nections may be shorted together with the top po-

Page 3: May 30, 2014 LTC6803-4 Battery Monitor...May 30, 2014 LTC6803-4 Battery Monitor HARDWARE/SOFTWARE DEMONSTRATION BOARD MANUAL CELLS CONNECTOR (SEPARABLE) DISCHARGE SWITCHES SPI INPUT

DC1835A

3

tential or left open. Figure 1 illustrates a connection for fewer than 12 cells.

7BSPECIAL NOTE FOR DEMONSTRATION PURPOSES

DC1835A and the GUI program are useful to serve as a demonstration tool to highlight the features of the LTC6803-4. If actual battery cells are not available, a series string of 150Ω resistors connected between each of the J1 connector terminals can be used in-stead. Each resistor will serve as a cell voltage. A lab power supply voltage of 9V to 51V can be connected across the resistor string between terminals J1-16(+) and J1-4(-).

When using resistors instead of cells, the discharge indicating LEDs on the DC1835A board may not light due to limited available current in the resistor-string.

Step 6. Mate the J1 battery connector.

Inserting the setscrew piece into connector J1 will apply signals to the board from the battery cell stack. For the demo set up simply turn on the lab power supply preset to a voltage between 10V and 50V.

Figure 1. Typical connection of four cells.

Page 4: May 30, 2014 LTC6803-4 Battery Monitor...May 30, 2014 LTC6803-4 Battery Monitor HARDWARE/SOFTWARE DEMONSTRATION BOARD MANUAL CELLS CONNECTOR (SEPARABLE) DISCHARGE SWITCHES SPI INPUT

DC1835A

4

THE CONTROL PROGRAM

8BTHE GRAPHICAL USER INTERFACE (GUI) SCREEN

Figure 2 shows the control panel that appears on the computer screen. The DC1835A board must be con-nected to the DC590 interface card for the program to open. The control screen will close if any of the boards are disconnected. Controls on this panel are used to communicate with the LTC6803-4. Commands are is-sued and information is retrieved and displayed on this screen. This panel is useful not only for demonstrating

the operation of the LTC6803-4, but also for software developers to observe the Hex codes exchanged with the device.

The control screen makes good use of color to provide cell status and operating conditions at a glance. White indicates non-existent or stale data. A step by step procedure for one board connected to a stack of cells follows to explain the operation of the control panel. Sections are highlighted for each procedure.

Figure 2. GUI Control Panel Start-up Screen

Page 5: May 30, 2014 LTC6803-4 Battery Monitor...May 30, 2014 LTC6803-4 Battery Monitor HARDWARE/SOFTWARE DEMONSTRATION BOARD MANUAL CELLS CONNECTOR (SEPARABLE) DISCHARGE SWITCHES SPI INPUT

DC1835A

5

4BOPERATING THE CONTROL SCREEN 9BFIRST THINGS FIRST

Figure 2 is the initial start-up screen that appears when the program is launched and the Quick Eval interface card recognizes that the DC1835A board is connected. Once 5V power is supplied to the board, the communi-cation between the PC and the board can be checked. The DC590 may partially power the circuit via the SPI signals, but this is not a recommended practice.

10B1: READ CONFIGURATION

Click the command button labeled READ CONFIG. If all is properly connected and operating the start-up de-fault configuration of the LTC6803-4 will be read from the board. The Hex codes for the six bytes of configu-ration setting will appear in the CONFIGURATION REGISTERS section in the boxes labeled CONFIGURATION READ FROM LTC6803. The initial configuration bytes should be 0xE0 for register 0 and 0x00 for the other five bytes. This default configura-tion is the standby mode for the LTC6803. To enable the device and begin taking cell voltage measure-ments, a CDC (Comparator Duty Cycle) setting other than Standby (like CDC=1) must be selected from the SET I/O MODE set CDC selection box at the bot-tom of the GUI screen. Once chosen, a WRITE CONFIG command must be executed.

In addition the LTC6803 calculates a Packet Error Code, PEC, and appends it to the data stream each time it sends out data. For the six bytes sent by this

command and received by the GUI, the control pro-gram calculates a PEC in the same manner. This byte is compared with the appended receive byte to check that the data transmission was properly executed. The Received PEC byte and the calculated PEC from the received data are displayed in the top section labeled PACKET ERROR CODE and both bytes should match. The oval located at the top of the color-coded status panel for the one board will turn green if the PEC bytes match. Data transmission errors will produce red warning indications if the PEC bytes do not match. There is also a display of the PEC that was sent with the most recent command to the LTC6803, which had to match an internally calculated value to be accepted as a valid command.

11B2: WRITE CONFIGURATION

Nothing is changed within the LTC6803 until the Write Configuration command is executed. Clicking the WRITE CONFIG command button does this. When the command is sent, the six Hex bytes shown in the CONFIGURATION REGISTERS section in the boxes labeled CONFIGURATION WRITTEN TO LTC6803 will become bold type. Software developers can note the exact hex values required by the LTC6803 for specific conditions in these boxes to facilitate their control pro-gram development.

Clicking the READ CONFIG button can see confirma-tion that the configuration change was actually made. The six bytes read back should match the six bytes sent and the PEC/CRC check bytes should be a match (green PEC oval on stack display).

When any configuration information is changed on the screen the WRITE CONFIG command button will be back-lit illuminated. This serves as a reminder that this command still needs to be executed.

12BIMPORTANT NOTE

32BNo configuration changes take effect until the WRITE CONFIG button is clicked. The GUI provides a periodic background command so that watchdog does not trigger a CDC reset back to 0.

Page 6: May 30, 2014 LTC6803-4 Battery Monitor...May 30, 2014 LTC6803-4 Battery Monitor HARDWARE/SOFTWARE DEMONSTRATION BOARD MANUAL CELLS CONNECTOR (SEPARABLE) DISCHARGE SWITCHES SPI INPUT

DC1835A

6

13B3: PROGRAM THE CELL MONITORING VOLTAGE THRESHOLDS

In the section labeled SET VOLTAGE LIMITS click on the boxes and enter voltage values for the over-voltage and under-voltage thresholds required for the cells be-ing monitored. The voltage value entered will be rounded to the actual value used by the LTC6803 and displayed in the box. The voltage ranges for these thre-sholds is -0.74V to 5.35V and the program will not al-low the under-voltage to be greater than the over-voltage threshold.

These monitor thresholds can be applied globally to each and every cell in the system or customized for the cells connected to an individual board by clicking the desired option button. Individual boards are selected for programming by the left hand tabs in multiple board systems.

14B4: READ CELL VOLTAGES

The essential function of the LTC6803 is to measure and report the voltage on each battery cell when com-manded. Once again this is accomplished from the control screen with two command button clicks. First click on the START CELL VOLTAGE button. This com-mands an A/D conversion of all 12-cell voltages in the time configured from the selected Set CDC option in the SET I/O MODE box. The actual cell voltage mea-surements are not displayed until the READ CELL VOLTAGE command button is clicked.

15B5: READ FLAGS

When any cell in a stack exceeds the programmed over or under voltage threshold limit, one of two flag bits is set in an internal register for that cell to serve as a warning. This is important feedback for battery charg-ing algorithms to know when to start or stop charging. To read the state of these warning flags at any time is a simple click of the READ FLAG command button. The Hex code for the three flag bytes appears in the FLAG REGISTERS section of the control panel.

One of the configuration options is to mask these flags from appearing in the register bytes that are read from the LTC6803. This feature can be used to prevent or allow these flags to affect a control algorithm. A check box is provided for each cell in a stack to select the mask interrupt option for that cell. To implement the masking requires checking the box and then writing the new configuration with a WRITE CONFIG button push.

If the measured voltage of a cell is within the monitor-ing thresholds all indications for the cell appear green.

Page 7: May 30, 2014 LTC6803-4 Battery Monitor...May 30, 2014 LTC6803-4 Battery Monitor HARDWARE/SOFTWARE DEMONSTRATION BOARD MANUAL CELLS CONNECTOR (SEPARABLE) DISCHARGE SWITCHES SPI INPUT

DC1835A

7

16B5: READ TEMPERATURE

The LTC6803 has three ADC channels dedicated to measuring temperature. The temperature indications are for the internal die temperature of the LTC6803 and two external signals, typically from thermistors. The display returns a voltage measurement.

The internal die temperature sensor produces a voltage that changes at a rate of 8mV/°C relative to absolute zero. To convert the voltage reading to degrees Cel-sius, divide the voltage by 8mV then subtract 273°C. For example, 25°C is a nominal reading of 2.384V.

The DC1835A dedicates ETMP1 (data from the VTEMP1 pin) to a measurement of the full-stack vol-tage. The 1:12 resistor divider comprising R54 and R55 places a down-scaled signal on VTEMP1 when FET Q13 is activated by power-up of the circuitry. The VTEMP2 pin is brought out to a solder-pad for user wiring to an external signal of interest. The VTEMPx inputs are converted with respect to V- of the LTC6803 and have comparable accuracy to a cell conversion.

To take a temperature reading simple click the START TEMP command button to make the LTC6803 ADC conversion followed by clicking the READ TEMP command button to download the data from the board and display the voltage readings.

17B6: READ AN INDIVIDUAL CELL OR TEMPERATURE

18BEach cell and each temperature channel has a check box to allow individual measurements. Checking these “Only” boxes sends the command (STARTCELL VOLT then READCELL VOLT, START TEMP then READ TEMP) to read only that channel and display its status. Cell 8 and Internal Temp are shown in the example screen above. Older or stale readings for all other cells and temperatures are faded out.

Page 8: May 30, 2014 LTC6803-4 Battery Monitor...May 30, 2014 LTC6803-4 Battery Monitor HARDWARE/SOFTWARE DEMONSTRATION BOARD MANUAL CELLS CONNECTOR (SEPARABLE) DISCHARGE SWITCHES SPI INPUT

DC1835A

8

19B8: DISCHARGE CELLS

Another major feature of the LTC6803 is the ability to remove charge from individual cells. This can help to distribute the cell charge evenly over a stack of batte-ries. DC1835A contains a P channel Mosfet in series with a 33Ω resistor across each cell connection. When enabled, a cell is loaded and charge is pulled from the cell with energy dissipated in the switch, resistor, and green LED.

A check box is provided for each cell to be discharged. Checking this box (Cell 3 in the above example screen shot) and then writing the new configuration with a WRITE CONFIG button push will load the cell.

IMPORTANT NOTE: The discharge transistors are au-tomatically turned off momentarily while the A/D con-verter is measuring the cell voltage using the normal STARTCELL VOLT command. This prevents any vol-tage drop errors caused by the discharge current flow-ing through the cell inter-connection wiring. An accu-rate indication of the true state of charge of the cells is then obtained.

The LTC6803 offers the option of keeping the dis-charge transistors on while measuring the cell voltag-es. This is done using the STARTCELL hold DCC command button. A blue indicator is illuminated when this command has been executed. This lower voltage reading also includes I*R errors introduced by cabling and connectors.

20BOTHER CONTROL FEATURES

Three additional command buttons are provided on the control screen. The POLL ADC and POLL INTERRUPT command buttons are used to test if the ADC is busy making conversion and to test if any of the LTC6803 devices in a system have an interrupt condition respec-tively. The result of these commands can be observed by monitoring the serial data output (SDO) line of the SPI interface at J2 (or J3 or J4 if a data isolator is used as described on pg. 10). There is no indication pro-vided on the control screen.

The START OPENWIRE command button connects the built in open wire detection circuitry to all cells. This command must be followed by READCELL VOLT command button click to see the result. An open wire connection to any cell will be indicated by an abnor-mally high voltage measurement for the cell above the open wire and a near 0V measurement for the cell with the open wire.

21BCONTINUOUS OPERATION

For convenience, the control panel allows for conti-nuous operation of the DC1835A board. The command button labeled START CONTINUOUS READ CELLS can be clicked and the board control is placed in a conti-nuous loop executing the following commands auto-matically in the following sequence:

Start cell voltage Read cell voltage Start temp Read temp Read flags

All values are updated continually (~800ms update rate). While running, the configuration can be changed on the fly. Simply changing a configuration item (Dis-charge cells for example) and clicking the WRITE CONFIG button will implement the new configuration and return to continuous operation. A green box in the lower right hand corner indicates that the system is running continuously. A red box means that the system is stopped and waiting for a new command to be sent.

Page 9: May 30, 2014 LTC6803-4 Battery Monitor...May 30, 2014 LTC6803-4 Battery Monitor HARDWARE/SOFTWARE DEMONSTRATION BOARD MANUAL CELLS CONNECTOR (SEPARABLE) DISCHARGE SWITCHES SPI INPUT

DC1835A

9

22BDISPLAYING VALID DATA TRANSFERS ONLY

Each time data is transferred from the LTC6803 by the four READ commands (Cell Voltage, Configuration, Flag Status and Temperature), a Packet Error Code, PEC, is appended based on the data stream sent. The control program also calculates a PEC value based on the data it receives. If the calculated PEC matches the transmitted value the data transfer is assumed to be error free and therefore the data is valid.

If the two PEC values do not match, the transmitted data stream has been somehow corrupted. This type of data error becomes more of a concern when boards are stacked and the transmit data stream is leng-thened. The transmitted and calculated PEC values are displayed on the GUI and turn red when a mismatch occurs.

23BLOW CURRENT STANDBY

An important system consideration is the ability to put the monitoring circuitry into a low current drain condi-tion. This is done by setting the LTC6803 into its standby configuration. A command button in the lower right corner of the screen is provided to facilitate this function. Once pushed all data and configuration set-tings are reset and the screen goes white on all indica-tors. While this minimizes the dissipation within the IC, the bulk of the DC1835A power is to operate the SPI isolator. To bring the power of the entire circuit to es-sentially zero, the SPI lines should go low and the ex-ternal 5V turned off. Since power is never drawn from the cells (other than microamp-level ADC currents), there will not be meaningful battery drain unless dis-charge action is commanded.

24BSELF TEST & DIAGNOSTIC FUNCTIONS

The LTC6803 has built in self test and diagnostic func-tions. These commands apply a test signal to the ADC to check that the internal cell voltage and temperature connections are functioning. The cell voltage and open

wire test signals can be applied with or without the discharge transistors active. Checking the functionality of each bit in the internal data registers for cell voltages and temperatures can also be seen by choosing which test code (0x555, 0xAAA, or 0xFFF) to expect to be returned from the device when a self test command is issued. Self testing must use CDC mode 1 for correct results. Tests are initiated with the various ADC com-mand buttons in the self test part of the GUI. The re-sults can be viewed in hexadecimal with the neighbor-ing buttons.

25BOTHER CONFIGURATION OPTIONS

The SET I/O MODE group of checkboxes can be used to adjust other features of the LTC6803. Configuring the general purpose I/O pins and setting the type of activity polling scheme can be selected then configured with a WRITE CONFIG button push.

EXTERNAL POWER FUNCTIONS

The DC1835A includes DC-DC conversion technology that provides isolated +5V, +12V, and –12V from the external 5V source using the LTM2883-5S data isola-tor. The V+ of the LTC6803 is powered by 54V gener-ated by an LTC3495-1 boost circuit running off the isolated +12V. Powering down the external 5V and SPI signals de-powers the entire circuit. A jumper (JP6) configures the external source connection as either from the EXT +5V turrets, or from the SPI BUS IN con-nector. Since the DC590 cannot reliably furnish the requisite power for the DC1835A, the EXTernal setting and a dedicated 5V supply should be used with the first board in a typical setup.

Page 10: May 30, 2014 LTC6803-4 Battery Monitor...May 30, 2014 LTC6803-4 Battery Monitor HARDWARE/SOFTWARE DEMONSTRATION BOARD MANUAL CELLS CONNECTOR (SEPARABLE) DISCHARGE SWITCHES SPI INPUT

DC1835A

10

4BSETTING UP MULTIPLE BOARDS ADD BOARDS TO MEASURE MORE CELLS

Since the DC1835A are equipped with data isolators and a host-side SPI bus configuration, the circuits have the ability to communicate to the host along with up to 15 other DC1835A boards, monitoring up to 12 cells each. The control GUI however is limited to only 10 boards (120 cells maximum). In a multi-board setup, the power from the first board can be furnished to subsequent boards through the SPI BUS OUT connec-tor. To stack and control more than one board requires the following hardware and software modifications: 27BMULTI-BOARD HARDWARE ADJUSTMENTS

1. All boards will require the use of external 5V pow-er. The external power can be shared amongst boards, as the host interfaces will all be at the same potential. To share power from the first DC1835A, all but the first board should use the HOST position for JP6. Each board typically uses 26mA when operating and the one 5V supply at the first board can power all the boards in this way.

2. The bottom board on the stack, which connects to a system controller or to a DC590 Quick Eval link to a PC, must use the SPI BUS IN connector (H1) as the primary interface. If not using DC590, a 2KΩ to 5KΩ pull-up resistor must be connected from the SDO output line (connector H1, pin 5) to the 3V/5V logic power rail of the circuit driving the SPI port. For convenience, the 0603 size footprint R60 provides this option.

3. The final board on the top of the stack should have JP1 (TOS) set to 1. Connect JP1 (TOS) on all other boards to the 0 position.

4. A ribbon cable must connect the SPI BUS OUT (H2) of a lower board to the SPI BUS IN (H1) of the next board up on the stack. The daisy chain linking with ribbon cables from the output port of a lower board on the stack to the input port of the next board above it establishes the data link bus for the entire stack.

5. Configure the boards to have unique addresses. JP2-JP5 set the binary address bits A0-A3 respec-tively. The GUI can accommodate arbitrary address assignments, but by default will set addresses in-crementally ascending from 0 up to board count minus 1, so setting the boards accordingly is the easiest and least confusing setup.

6. Since all the DC1835A are all powered externally, they can be powered up and exercised even with-out any cell connections, though only readings near zero will be obtained from any floating ADC inputs.

28BCAUTION! CAUTION! CAUTION!

As battery cells are stacked on top of each other, great care must be taken to prevent damage and personal injury from the very high voltage potentials that may be present. Do not allow short circuit connections, wheth-er electrical or human, between a high voltage point and the system or chassis ground at the bottom of the stack. Be very careful and respect the potential danger of high voltage!

Page 11: May 30, 2014 LTC6803-4 Battery Monitor...May 30, 2014 LTC6803-4 Battery Monitor HARDWARE/SOFTWARE DEMONSTRATION BOARD MANUAL CELLS CONNECTOR (SEPARABLE) DISCHARGE SWITCHES SPI INPUT

DC1835A

11

30BSOFTWARE ADJUSTMENTS

The GUI program can control up to ten boards on a stack.

1. Select the number of boards on the stack from the pop up window located near the command buttons at the bottom of the screen.

2. A tab will appear on the left edge of the control panel for each board on the stack. Clicking on any of these tabs will transfer control commands and data to and from the display screen to that selected board. Each board must have a unique address nibble selected. The address nibble must match the settings of the address jumpers JP2-JP5 (in hexadecimal).

3. Select whether the Operating Configuration (CDC Comparator) and Over/Under voltage thresholds for each board are to be the same (GLOBAL) or dif-ferent for each board (CUSTOM) and set the duty cycle and voltages accordingly. CDC = 1 is rec-ommended for most situations. Write configura-

tion(s) are then required to load the settings into the LTC6803 devices.

31BCOLOR CODED STATUS PANEL

The color-coded status panel will expand to include all boards connected in a stack. Each small square in this array represents an individual battery in the stack of boards. The intent of this display is to provide a way to see the status of all cells at a glance. The significance of the colors used is explained in the legend on the screen.

Any grayed box indicates that the cell’s interrupt flag has been masked so the LTC6803 is no longer report-ing this status. The cell voltage value measured for this cell however is still accurate.

The next pages show the schematic and bill of material for DC1835A. Consult the LTC6803-4 data sheet for additional information.

Page 12: May 30, 2014 LTC6803-4 Battery Monitor...May 30, 2014 LTC6803-4 Battery Monitor HARDWARE/SOFTWARE DEMONSTRATION BOARD MANUAL CELLS CONNECTOR (SEPARABLE) DISCHARGE SWITCHES SPI INPUT

5 5

4 4

3 3

2 2

1 1

DD

CC

BB

AA

I0 0

1

A3

TO

S

EX

TH

OS

T

+5V

SO

UR

CE

I0

I0

I0

A2

A1

A0

CE

LL V

OLT

AG

ES

53V

MA

X

SP

I BU

S IN

SP

I BU

S O

UT

2512

2512

2512

2512

2512

2512

2512

2512

2512

2512

2512

2512

0805

1206

1C

OR

RE

CT

L1 V

ALU

E04

/18/

14

GP

I02

VTH

EM

P2

VR

EF

S9

S8

S7

S3

S2

S10

S5

S6

S4

CE

LL1

CE

LL2

CE

LL3

CE

LL4

CE

LL5

CE

LL6

CE

LL8

CE

LL9

CE

LL10

CE

LL11

CE

LL12

CE

LL0

CE

LL12

C6

C2

C12

GP

I01

S1

C3

TOS

DO

A0

A0

A1

A1

A2

A2

A3

A3

C9

C11

C7

C10

C5

C0

TOS

CE

LL12

VTE

MP

1

CE

LL7

C1

C4

C8

S12

CK

DI

CS

S11

WD

TB

VR

EG

VR

EG

+5V

VR

EG

VR

EG

VR

EG

VR

EG

VR

EG

+12V

+5V

+12V

+54V

+54V

+12V

+54V

+12V

+5V

RE

VIS

ION

HIS

TO

RY

DE

SC

RIP

TIO

ND

ATE

AP

PR

OV

ED

EC

OR

EV

JON

M.

PR

OD

UC

TIO

N1

07/1

2/11

RE

VIS

ION

HIS

TO

RY

DE

SC

RIP

TIO

ND

ATE

AP

PR

OV

ED

EC

OR

EV

JON

M.

PR

OD

UC

TIO

N1

07/1

2/11

RE

VIS

ION

HIS

TO

RY

DE

SC

RIP

TIO

ND

ATE

AP

PR

OV

ED

EC

OR

EV

JON

M.

PR

OD

UC

TIO

N1

07/1

2/11

����

����

��� �

����

����

� �

����

����

���

�����

��

������

��

TE

CH

NO

LO

GY

������

������

�� �

!

"#$%#&�

'(��

�) ��

�*

+,-���

�����.

�/)�

/0��

�"1

�2&*3��

$45�

���+

,6#5-,

&#�$��

+2�7'

&+8-2�9'-

� ,$3

9��

"��

�� �

��

����

�����

�� �

�:���

��"�

��������

����

� ��

�� ���

����

����

9�����

���"��

���9�

� "�

���9

������

����

����

�� �

�;�

<��

��(���

���"

����

����

�9�

� "�

�=����

�� �

�������:

��

�����:

���

������

����

����

��� ��

���� �

�������

���

9��

����

���

� ����

"�

����

��9�

����9�

� ����

����

����

���

9����

������

: 9�

�"�:

���������

���:

����

�����

9��

����

�"�

��� �

����

�������:

��� �

���

������

���

��

� �:

����

���

�� �

����

����

�������

����

����

���

�������9

�����

���

������

�:�� �����

�����

�� �

�:���

���

"��

�9��

����

�� �

�9��

�<��������

�����

�� �

�:���

����

���

��>��

��

???�$#,

-�2�1

+8 1D

EM

O C

IRC

UIT

183

5AF

riday

, Apr

il 18

, 201

4/

/

ISO

LAT

ED

12-

CE

LL B

AT

TE

RY

MO

NIT

OR

N/A

LTC

6803

IG-4

��

������

����

����

��� �

����

����

� �

����

����

���

�����

��

������

��

TE

CH

NO

LO

GY

������

������

�� �

!

"#$%#&�

'(��

�) ��

�*

+,-���

�����.

�/)�

/0��

�"1

�2&*3��

$45�

���+

,6#5-,

&#�$��

+2�7'

&+8-2�9'-

� ,$3

9��

"��

�� �

��

����

�����

�� �

�:���

��"�

��������

����

� ��

�� ���

����

����

9�����

���"��

���9�

� "�

���9

������

����

����

�� �

�;�

<��

��(���

���"

����

����

�9�

� "�

�=����

�� �

�������:

��

�����:

���

������

����

����

��� ��

���� �

�������

���

9��

����

���

� ����

"�

����

��9�

����9�

� ����

����

����

���

9����

������

: 9�

�"�:

���������

���:

����

�����

9��

����

�"�

��� �

����

�������:

��� �

���

������

���

��

� �:

����

���

�� �

����

����

�������

����

����

���

�������9

�����

���

������

�:�� �����

�����

�� �

�:���

���

"��

�9��

����

�� �

�9��

�<��������

�����

�� �

�:���

����

���

��>��

��

???�$#,

-�2�1

+8 1D

EM

O C

IRC

UIT

183

5AF

riday

, Apr

il 18

, 201

4/

/

ISO

LAT

ED

12-

CE

LL B

AT

TE

RY

MO

NIT

OR

N/A

LTC

6803

IG-4

��

������

����

����

��� �

����

����

� �

����

����

���

�����

��

������

��

TE

CH

NO

LO

GY

������

������

�� �

!

"#$%#&�

'(��

�) ��

�*

+,-���

�����.

�/)�

/0��

�"1

�2&*3��

$45�

���+

,6#5-,

&#�$��

+2�7'

&+8-2�9'-

� ,$3

9��

"��

�� �

��

����

�����

�� �

�:���

��"�

��������

����

� ��

�� ���

����

����

9�����

���"��

���9�

� "�

���9

������

����

����

�� �

�;�

<��

��(���

���"

����

����

�9�

� "�

�=����

�� �

�������:

��

�����:

���

������

����

����

��� ��

���� �

�������

���

9��

����

���

� ����

"�

����

��9�

����9�

� ����

����

����

���

9����

������

: 9�

�"�:

���������

���:

����

�����

9��

����

�"�

��� �

����

�������:

��� �

���

������

���

��

� �:

����

���

�� �

����

����

�������

����

����

���

�������9

�����

���

������

�:�� �����

�����

�� �

�:���

���

"��

�9��

����

�� �

�9��

�<��������

�����

�� �

�:���

����

���

��>��

��

???�$#,

-�2�1

+8 1D

EM

O C

IRC

UIT

183

5AF

riday

, Apr

il 18

, 201

4/

/

ISO

LAT

ED

12-

CE

LL B

AT

TE

RY

MO

NIT

OR

N/A

LTC

6803

IG-4

��

������

U3

24LC

025-

I/ST

U3

24LC

025-

I/ST

A0

1

A1

2

A2

3

GND4

SD

A5

SC

L6

WP

7

VCC8

R45

33R45

33

Q3

RQ

J030

3PG

DQ

ALT

Q3

RQ

J030

3PG

DQ

ALT

32

1

C18

220n

F

50V

0805

C18

220n

F

50V

0805

R20

3.3k

R20

3.3k

LED

7LE

D7

C15

1uF

C15

1uF

R7

100

1%R

710

01%

C21

1uF

1210

100V

C21

1uF

1210

100V

D3

MB

R05

40

D3

MB

R05

40

C8

100n

FC

810

0nF

R50

1MR50

1M

R63

4.99

K1%R

634.

99K

1%

D1

BA

T54

SD

1B

AT

54S1

3

2

LED

8LE

D8

R23

3.3k

R23

3.3k

Q5

RQ

J030

3PG

DQ

ALT

Q5

RQ

J030

3PG

DQ

ALT

32

1

C13

100n

FC

1310

0nF

GP

102

GP

102

U2

LTM

2883

Y-5

S

U2

LTM

2883

Y-5

S

VLA8 GND

B3

GND2K4

VCCB7

VCCB8

I2L2

SD

O2

L1

GND2K5

GND2K2

I1K

1

GNDB6

GNDB4

GNDB5

GND2K3

SC

K2

L3

GNDB2

ONA7

SD

I2L4

AV

CC

2K

6

VCC2L6

AV

-K

7

V-L7

AV

+K

8

V+L8

DO

1B

1

SD

OA

1

DO

2A

2

SC

KA

3

SD

IA

4

CS

BA

5

SD

OE

BA

6

CS

2BL5

WD

TB

WD

TB

R1

100

1%R

110

01%

LED

9LE

D9

C11

100n

FC

1110

0nF

E2

HO

ST

GN

D

E2

HO

ST

GN

D

R25

475

1%R25

475

1%

Q2

RQ

J030

3PG

DQ

ALT

Q2

RQ

J030

3PG

DQ

ALT

32

1

R19

3.3k

R19

3.3k

GP

101

GP

101

CS

CS

LED

10LE

D10

R40

33R40

33

R26

475

1%R26

475

1%

C7

100n

FC

710

0nF

R46

33R46

33

CK

CK

R6

100

1%R

610

01%

V-

V-

R36

475

1%R36

475

1%

R13

3.3k

R13

3.3k

R27

475

1%R27

475

1%

R3

100

1%R

310

01%

Q13

2N70

02

Q13

2N70

02

E3

EX

T +

5VE

3E

XT

+5V

JP2

JP2

13

2

LED

11LE

D11

R18

3.3k

R18

3.3k

R5

100

1%R

510

01%

R44

33R44

33

R12

100

1%R

1210

01%

C1

100n

FC

110

0nF

R28

475

1%R28

475

1%

R15

3.3k

R15

3.3k

R52

1MR52

1M

C16

2.2u

F

25V

0805

C16

2.2u

F

25V

0805

R2

100

1%R

210

01%

C14

1uF

C14

1uF

JP3

JP3

13

2

H2

H2

VC

C2

SC

K4

CS

6

GN

D2

8

EE

VC

C10

EE

GN

D12

NC

14

VIN

1G

ND

13

MIS

O5

MO

SI

7

EE

SD

A9

EE

SC

L11

GN

D3

13

R53

4.3k

R53

4.3k

R47

33R47

33

Q9

RQ

J030

3PG

DQ

ALT

Q9

RQ

J030

3PG

DQ

ALT

32

1

R29

475

1%R29

475

1%

C6

100n

FC

610

0nF

R17

3.3k

R17

3.3k

R30

475

1%R30

475

1%

R43

33R43

33

C3

100n

FC

310

0nF

J1J1

12345678910111213141516

JP6

JP6

13

2

R14

3.3k

R14

3.3k

R60

OP

TR

60O

PT

R49

100

1%R49

100

1%

R31

475

1%R31

475

1%

L1

10uH

1210L1

10uH

1210

C5

100n

FC

510

0nF

R37

33R37

33

R32

475

1%R32

475

1%

JP1

JP1

13

2

Q4

RQ

J030

3PG

DQ

ALT

Q4

RQ

J030

3PG

DQ

ALT

32

1

Q10

RQ

J030

3PG

DQ

ALT

Q10

RQ

J030

3PG

DQ

ALT

32

1

C2

100n

FC

210

0nF

R61

0R

610

R33

475

1%R33

475

1%

R42

33R42

33

R9

100

1%R

910

01%

H1

H1

VC

C2

SC

K4

CS

6

GN

D2

8

EE

VC

C10

EE

GN

D12

NC

14

VIN

1G

ND

13

MIS

O5

MO

SI

7

EE

SD

A9

EE

SC

L11

GN

D3

13

R48

33R48

33 R39

33R39

33

R56

0R

560

JP5

JP5

13

2

C22

1uF

C22

1uF

LED

1LE

D1

C17

4.7u

F10

V08

05

C17

4.7u

F10

V08

05

Q8

RQ

J030

3PG

DQ

ALT

Q8

RQ

J030

3PG

DQ

ALT

32

1D

1D

1R

3447

51%R

3447

51%

Q11

RQ

J030

3PG

DQ

ALT

Q11

RQ

J030

3PG

DQ

ALT

32

1

R41

33R41

33

R21

3.3k

R21

3.3k

U4

LT34

95E

DD

B-1

U4

LT34

95E

DD

B-1

GN

D1

GN

D2

SH

DN

5F

B6

VO

UT

7

CA

P8

VC

C3

CN

TRL

4

CA

P9

SW

10

GND11

LED

2LE

D2

R35

475

1%R35

475

1%

R55

110k

1%R55

110k

1%

Q7

RQ

J030

3PG

DQ

ALT

Q7

RQ

J030

3PG

DQ

ALT

32

1

R38

33R38

33

LED

3LE

D3

R58

1M 1%R58

1M 1%

R4

100

1%R

410

01%

R54

10K

1%R54

10K

1%

R10

100

1%R

1010

01%

LED

12LE

D12

DO

DO

U1

LTC

6803

IG-4

U1

LTC

6803

IG-4

S6

15

C11

4

S5

17

S8

11

C12

2

C7

12

S9

9

S10

7

S4

19

C5

16

S7

13

C6

14

C8

10

C9

8

V+

1

S12

3

S11

5

C10

6

C1

24

S2

23C

222

S3

21

C3

20

C4

18

S1

25

C0

26

V-

27

NC

28

VTE

MP

129

VTE

MP

230

VR

EF

31

VR

EG

32

TOS

33

WD

TB34

GP

101

35

GP

102

36

A0

37

A1

38

A2

39

A3

40

SC

KI

41

SD

I42

SD

043

CS

BI

44

C9

100n

FC

910

0nF

C20

1uF

100V

1206

C20

1uF

100V

1206

LED

4LE

D4

C12

100n

FC

1210

0nF

R59

3.24

M1%

R59

3.24

M1%

E1

LTC

6803

V-E

1LT

C68

03 V

-

R57

1M 1%R57

1M 1%

R16

3.3k

R16

3.3k

Q12

RQ

J030

3PG

DQ

ALT

Q12

RQ

J030

3PG

DQ

ALT

32

1

VT

EM

P2

VT

EM

P2

R22

3.3k

R22

3.3k

Q1

RQ

J030

3PG

DQ

ALT

Q1

RQ

J030

3PG

DQ

ALT

32

1

R62

4.99

K1%R62

4.99

K1%

���

100n

F

���

100n

F

R8

100

1%R

810

01%

LED

5LE

D5

D2

MB

R05

40

D2

MB

R05

40

R24

3.3k

R24

3.3k

JP4

JP4

13

2

R51 1MR51 1M

LED

6LE

D6

Q6

RQ

J030

3PG

DQ

ALT

Q6

RQ

J030

3PG

DQ

ALT

32

1

R11

100

1%R

1110

01%

C4

100n

FC

410

0nF

C10

100n

FC

1010

0nF

Page 13: May 30, 2014 LTC6803-4 Battery Monitor...May 30, 2014 LTC6803-4 Battery Monitor HARDWARE/SOFTWARE DEMONSTRATION BOARD MANUAL CELLS CONNECTOR (SEPARABLE) DISCHARGE SWITCHES SPI INPUT

DC1835A Rev 1

6/29/2011

`A\A

Item

Qty

Ref - Des

Desc

Manufa

cturer's Part N

umber

113

C1-C

12,C

19

CAP, 0603 100nF 10% 25V X7R

MURATA

GCM188R71E104KA57D

21

C13

CAP, 0805 100nF 20% 100V X7R

MURATA

GCM21BR72A104KA37

33

C14,C

15,C

22

CAP, 0603 1uF 10% 16V X7R

MURATA

GCM188R71C105KA64D

41

C16

CAP, 0805 2.2uF 10% 25V X7R

MURATA

GCM21BR71E225KA73

51

C17

CAP, 0805 4.7uF 10% 10V X7R

MURATA

GCM21BC71A475KA73

61

C18

CAP, 0805 220nF 10% 50V X7R

MURATA

GRM21BR71H224KA01L

71

C20

CAP, 1206 1uF 10% 100V X7R

MURATA

GRM31CR72A105KA01L

81

C21

CAP, 1210 1uF 10% 100V X7R

TDK C

3225X7R2A105K

91

D1

DIO

DE, SCHOTTKY

DIO

DES INC. BAT5

4S-7-F

10

2D2,D

3DIO

DE, SCHOTTKY

ON SEMI. M

BR0540T1

G

11

3E1,E2,E3

TURRET

MILL MAX 2308-2-00-80-00-00-07-0

12

6JP1,JP2,JP3,JP4,JP5,JP6

HEADER,3PIN, 2mm

SAMTEC TMM-103-02-L-S

13

6JP1,JP3,JP4,JP5,JP6,JP7

SHUNT

SAMTEC 2SN-BK-G

14

1J1

HEADER, 1X16 3.5mm, HORIZ.

WEID

MULLER 1761682001

15

2H1,H2

HEADER, 2X7 2mm

MOLE

X 87831-1420

16

12

LED1-LED12

LED, 0603 G

REEN

LITE-O

N LTST-C190KGKT

17

1L1

IND, 1210 10 uH 10 %

187 m

A SMD

VISHAY IMC1210ER100K

18

4MH1,M

H2,M

H3,M

H4

STA

NDOFF, SNAP O

NKEYSTO

NE_8831

19

1P1

CONN. MATING 1X16 3.5 HORZ

WEID

MULLER 1615770000

20

12

Q1-Q

12

XSTR

, MOSFET, P-C

HANNEL

RENASAS RQJ0303PGDQALT

21

1Q13

XSTR

, 2N7002 N

-CHANNEL MOSFET

ON SEMI. 2N7002K

22

13

R1-R12,R49

RES, 0603 100 O

HMS 1% 1/1

0W

NIC

NRC06F1000TR

F

23

12

R13-R24

RES, 0603 3.3k O

HMS 5% 1/1

0W

NIC

NRC06J332TR

F

24

12

R25-R36

RES, 0603 475 O

HMS 1% 1/1

0W

NIC

NRC06F4750TR

F

25

12

R37-R48

RES, 2512 33 O

HMS 5% 1W

NIC

NRC100J330TR

F

26

5R50,R51,R52,R57,R58

RES, 0603 1M O

HMS 1% 1/1

0W

NIC

NRC06F1004TR

F

27

1R53

RES, 0603 4.3k O

HMS 5% 1/1

0W

VISHAY C

RCW06034K30JNEA

28

1R54

RES, 0603 10K O

HMS 1% 1/1

0W

NIC

NRC06F1002TR

F

29

1R55

RES, 1206 110K O

HMS 1% 1/4

WVISHAY C

RCW1206110KFKEA

30

1R59

RES, 0603 3.24M O

HMS 1% 1/1

0W

VISHAY C

RCW060333M24FKEA

31

0R60

RES, 0603 O

PTION

OPTION

32

2R56,R61

RES, 0603 0 O

HM JUMPER

VISHAY C

RCW06030000Z0EA

33

2R62,R63

RES, 0603 4.99K O

HMS 1% 1/1

0W

NIC

NRC06F4991TR

F

34

1U1

IC, BATTERY M

ONITOR

LINEAR TECH. LTC6803IG

-4

35

1U2

MODULE

, SPI ISOLA

TOR

LINEAR TECH. LTM2883Y-5S

36

1U3

IC, 24LC

025-I/ST

MIC

ROCHIP TECH. 24LC

025-I/ST

37

1U4

IC, 650mA/3

50mA M

icropower Lo

w N

oise Boost C

onverter

LINEAR TECH. LT3495EDDB-1

1 of 1