main project ppt
TRANSCRIPT
![Page 1: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/1.jpg)
DRK INSTITUTE OF SCIENCE AND TECHNOLOGY
DEPARTMENT OF ELECTRONICS AND COMMUNICATION
DESIGN AND IMPLEMENTATION OF FFT FOR REAL TIME SIGNAL
BY:G.SANDEEPP.L.GANESHK.BHARADWAJB.RAVINDERA.JAYANTH REDDY
![Page 2: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/2.jpg)
WHY FFT??? TO IMPLEMENT DFT TO MAKE CALCULATIONS FASTLY TO IMPROVE PERFORMANCE TO REDUCE COMPUTATION TIME
![Page 3: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/3.jpg)
OBJECTIVES
WHAT IS FFT?
VHDL FLOW CHART
DESIGN FLOW
FPGA
TOOLS
![Page 4: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/4.jpg)
WHAT IS FFT???
DEFINITION
ALGORITHMS
TWIDDLE FACTORS
![Page 5: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/5.jpg)
Vhdl design flow
VHDLSource
Directives
LogicOptimization
TechnologyMapping
TechnologyImplementation
Syn
the
sis
Pla
ce &
Rou
te
Attributes
Timing
Timing, Pin,Placement
![Page 6: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/6.jpg)
FFT radix-2 decomposition
0 1110987654321 1512 1413
0 1110987654321 1512 1413
![Page 7: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/7.jpg)
Bit reversal
![Page 8: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/8.jpg)
Block diagram
Waveform Selection PC
Sine wave
AM (DSB-SC)
Voice
Noise
Test Vector FPGA
Input vectorx[n]
Bit reversal order(Decimation-in-Time)
Computation Logic(complex Multiplication Accumulation)
X[k]Magnitude
Twiddle factors W
MUX SEL
UARTTransmitter
Multiplexer
![Page 9: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/9.jpg)
Vhdl code modulesTOP MODULE CODE
FFT MODULE
FFT TEST ROM MODULE
UART TX MODULE
![Page 10: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/10.jpg)
FFT MODULE
◦ BUTTERFLY MODULE
◦ MAGNITUDE MODULE
![Page 11: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/11.jpg)
FFT TEST ROM◦ SINE◦ DSB-SC◦ VOICE ◦ NOISE
![Page 12: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/12.jpg)
Avnet kit
![Page 13: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/13.jpg)
Outputs
![Page 14: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/14.jpg)
![Page 15: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/15.jpg)
![Page 16: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/16.jpg)
![Page 17: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/17.jpg)
Performance
![Page 18: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/18.jpg)
APPLICATIONS
DIGITAL SPECTRAL ANALYSIS
FILTER SIMULATION
AUTO CORRELATION
PATTERN RECOGNITION
![Page 19: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/19.jpg)
FUTURE SCOPE
This project can be used as an IP core for any signal processing applications. Further, it is observed that the length 16 is not sufficient for the FFT analysis of speech signals. Hence, in future the length of the sequence can be changed to 256 or 512 by selecting higher grade FPGA.
![Page 20: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/20.jpg)
CONCLUSION
The Cooley-Tukey algorithm , the most common Fast Fourier transform (FFT) algorithm is successfully implemented.
![Page 21: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/21.jpg)
Any queries???
![Page 22: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/22.jpg)
Thanking you
![Page 23: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/23.jpg)
![Page 24: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/24.jpg)
![Page 25: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/25.jpg)
![Page 26: Main Project Ppt](https://reader034.vdocuments.mx/reader034/viewer/2022051323/547e7c9db4af9f2e1c8b458a/html5/thumbnails/26.jpg)