logic laboratory report manuscript

Upload: roan-bautista

Post on 06-Apr-2018

216 views

Category:

Documents


0 download

TRANSCRIPT

  • 8/3/2019 Logic Laboratory Report Manuscript

    1/12

  • 8/3/2019 Logic Laboratory Report Manuscript

    2/12

    PROCEDURESPart A. AND FunctionStep1.

    Turn the logic trainer off.

    Step2.Insert the 7408 logic IC at the trainer. Connect data switches to the A and B Inputs of

    one of the AND gates .See figure1. Do not forget the connecting wires to supply terminals of

    the ICs.

    Step3.Turn the trainer on. Move the data switches to high and/or low positions as indicated in

    table1. Observe the LED and measure the voltage at the output using a DVN. Record

    observations in Table1

    Step4.Turn the logic trainer off before removing the IC and connecting wires.

    PART B .OR FunctionStep1.

    Turn the logic trainer off.

    Step2.Insert the 7432 logic IC at the trainer. Connect the data switches to the A and B inputs

    of one of the OR gates. See figure2. Do not forget the connecting wires to the supply terminals

    of the ICs.

    Step3.Turn the trainer on. Move the data switches to high and/or low positions as indicated in

    table2. Observe the LED and measure the voltage at the output using a DVN. Record

    observations in Table2

    Step4.Turn the logic trainer off before removing the IC and connecting wires.

  • 8/3/2019 Logic Laboratory Report Manuscript

    3/12

    PART C. NOT FunctionStep1.

    Turn the logic trainer off.

    Step2.Insert the 7404 logic IC at the trainer. Connect the data switches to the A and B inputs

    of one of the NOT gates. See figure3. Do not forget the connecting wires to the supply

    terminals of the ICs.

    Step3.Turn the trainer on. Move the data switches to high and/or low positions as indicated in

    table3. Observe the LED and measure the voltage at the output using a DVN. Record

    observations in Table3

    Step4.Turn the logic trainer off before removing the IC and connecting wires.

    PART D. N AND FunctionStep1.

    Turn the logic trainer off.

    Step2.Insert the 7400 logic IC at the trainer. Connect the data switches to the A and B inputs

    of one of the N AND gates. See figure4. Do not forget the connecting wires to the supply

    terminals of the ICs.

    Step3.Turn the trainer on. Move the data switches to high and/or low positions as indicated in

    table4. Observe the LED and measure the voltage at the output using a DVN. Record

    observations in Table4

    Step4.Turn the logic trainer off before removing the IC and connecting wires.

  • 8/3/2019 Logic Laboratory Report Manuscript

    4/12

    PARTE. NOR FunctionStep1.

    Turn the logic trainer off.

    Step2.Insert the 7402 logic IC at the trainer. Connect the data switches to the A and B inputs

    of one of the NOR gates. See figure5. Do not forget the connecting wires to the supply

    terminals of the ICs.

    Step3.Turn the trainer on. Move the data switches to high and/or low positions as indicated in

    table5. Observe the LED and measure the voltage at the output using a DVN. Record

    observations in Table5

    Step4.Turn the logic trainer off before removing the IC and connecting wires.

    PART F. XOR FunctionStep1.

    Turn the logic trainer off.

    Step2.Insert the 7486 logic IC at the trainer. Connect the data switches to the A and B inputs

    of one of the XOR gates. See figure6. Do not forget the connecting wires to the supply

    terminals of the ICs.

    Step3.Turn the trainer on. Move the data switches to high and/or low positions as indicated in

    table6. Observe the LED and measure the voltage at the output using a DVN. Record

    observations in Table6

    Step4.Turn the logic trainer off before removing the IC and connecting wires.

  • 8/3/2019 Logic Laboratory Report Manuscript

    5/12

    Review Questions:

    1. What is the output voltage of a TTL IC for logic 1? For logic 0?

    -The output voltage for logic 1 is 4v and 0v for logic 0.

    2. Compare the output voltage of a TTL IC with the voltages obtained in

    the experiment?

    -The maximum or high voltage obtained is 4v and 0v for low or minimum voltage.

    3. What is the only combination that will produced a HIGH logic label at

    the output of a five input AND gate?

    -When all the inputs are Logic 1

    4. What is the only input combination that will produced a LOW logic

    level at the output of five inputs OR gate?

    -When all the inputs are Logic 0

    5. Is an AND gate output always different from an OR gate output for the

    same input condition? Prove.

    -on a same condition of inputs there are two moments that they will be having the sameoutput, that is when the input are both the same or if inputs are both logic 1 and both

    logic 0.

    6. If the output of a NOT gate is connected to the input of a second NOT,

    what is the output level of the second not gate?

  • 8/3/2019 Logic Laboratory Report Manuscript

    6/12

    -the output on the second level will be the opposite of the output on the first level of the

    NOT gate.

    7. Determine the waveform at the output of the NAND gate for the input

    waveform shown in the figure?

    DATA RESULTS

    Figure 1

    Table 1

    A B OUT V out

    0 0 0 00 1 1 41 0 1 41 1 1 4

    Figure 2

  • 8/3/2019 Logic Laboratory Report Manuscript

    7/12

    Table 2

    A B OUT V out

    0 0 0 0

    0 1 1 4

    1 0 1 4

    1 1 1 4

    Figure 3

    Table 3

    A OUT V out

    0 1 3.81 0 0

    Figure 4

  • 8/3/2019 Logic Laboratory Report Manuscript

    8/12

    Table 4

    A B OUT V out

    0 0 1 4

    0 1 1 4

    1 0 1 4

    1 1 0 0

    Figure 5

    Table 5

    A B OUT V out

    0 0 1 4

    0 1 0 0

    1 0 0 0

    1 1 0 0

  • 8/3/2019 Logic Laboratory Report Manuscript

    9/12

    Figure 6

    Table 6

    A B OUT V out

    0 0 0 0

    0 1 1 4

    1 0 1 4

    1 1 0 0

    Analysis

    On our experiment based on tabulated data from the same inputs on 6 different Logic

    ICs. There are logic gates that have same output based on their same input. Some have an

    opposite characteristic of the other logic gates. There are times that there will be a loss on the

    output voltage.

    Conclusion

    Logic gates or logic ICs have their different characteristics based on their used.

  • 8/3/2019 Logic Laboratory Report Manuscript

    10/12

    University of the East

    College of Engineering

    ECE-Department

    LOGIC GATE IC FAMILIARIZATION

    Experiment no 1.

  • 8/3/2019 Logic Laboratory Report Manuscript

    11/12

    Submitted by:

    Lider:

    Bautista,Roan Albert

    Member: Date performed: November 21, 2011

    Cielo, Nilo T. Date Submitted: January 09, 2012

    Canayon,Seigfred

    Submitted To:

    ENGR. Ramos

    Rating

    Introduction

    logic gate is an elementary building block of a digitalcircuit . Most logic gates have twoinputs and one output. At any given moment, every terminal is in one of the two binaryconditions low(0) orhigh (1), represented by different voltage levels. The logic state of aterminal can, and generally does, change often, as the circuit processes data. In most logicgates, the low state is approximately zero volts (0 V), while the high state is approximately fivevolts positive (+5 V).

    There are seven basic logic gates: AND, OR, XOR, NOT, NAND, NOR, and XNOR.

    TheAND gate is so named because, if 0 is called "false" and 1 is called "true," the gate

    acts in the same way as the logical "and" operator. The following illustration and table showthe circuit symbol and logic combinations for an AND gate. (In the symbol, the input terminalsare at left and the output terminal is at right.) The output is "true" when both inputs are "true."Otherwise, the output is "false."The OR gate gets its name from the fact that it behaves after the fashion of the logical

    inclusive "or." The output is "true" if either or both of the inputs are "true." If both inputs are

    "false," then the output is "false."

    http://searchcio-midmarket.techtarget.com/definition/digitalhttp://searchcio-midmarket.techtarget.com/definition/digitalhttp://searchcio-midmarket.techtarget.com/definition/circuithttp://searchcio-midmarket.techtarget.com/definition/circuithttp://searchcio-midmarket.techtarget.com/definition/binaryhttp://searchcio-midmarket.techtarget.com/definition/circuithttp://searchcio-midmarket.techtarget.com/definition/binaryhttp://searchcio-midmarket.techtarget.com/definition/digital
  • 8/3/2019 Logic Laboratory Report Manuscript

    12/12

    The OR gate gets its name from the fact that it behaves after the fashion of the logical

    inclusive "or." The output is "true" if either or both of the inputs are "true." If both inputs are

    "false," then the output is "false."

    A logical inverter, sometimes called a NOT gate to differentiate it from other types of electronic

    inverter devices, has only one input. It reverses the logic state.

    The NAND gate operates as an AND gate followed by a NOT gate. It acts in the manner of the

    logical operation "and" followed by negation. The output is "false" if both inputs are "true."

    Otherwise, the output is "true."

    The NAND gate operates as an AND gate followed by a NOT gate. It acts in the manner of the

    logical operation "and" followed by negation. The output is "false" if both inputs are "true."

    Otherwise, the output is "true."

    TheXNOR (exclusive-NOR) gate is a combination XOR gate followed by an inverter. Its output

    is "true" if the inputs are the same and false" if the inputs are different.

    Using combinations of logic gates, complex operations can be performed. In theory, there is nolimit to the number of gates that can be arrayed together in a single device. But in practice,

    there is a limit to the number of gates that can be packed into a given physical space. Arrays of

    logic gates are found in digital integrated circuits (ICs). As IC technology advances, the

    required physical volume for each individual logic gate decreases and digital devices of the

    same or smaller size become capable of performing ever-more-complicated operations at

    ever-increasing speeds.