5/13/2018 LM7000

1/7

I Orclering number: EN 1434GNMOS LSI

Np.1434G M70007000NDirect PLL Frequency Synthesizer.

for Electronic Tuning

features The LM7000N is a modified version of the LM7000 whose phase comparator dead zone is changed. High-speed programmable divider capable of direct dividing FM band VCO frequency. Reference frequency (7 kinds) : 100,50,25,10,9,5,1kHz Output for band select (3 bits) Clock output for controller (400kHz) Time base output for clock (8Hz) Data input: Serial input (CE,CL,DATA pins) On-chip IF count circuit: FM: 10kHzMW,SW: 3kHzLW: 0.6kHz

Absolute Maximum Ratings at Ta = 25C,Vss= OVVDD1,VDD2CE,CL,DATA,STRQInput pins other than VIN1SYC,STOUTB01,B02,B03Output pins other than VOUT1,2Ta=85C

-0.3to +7.0-0.3to +7.0- 0.3 to VDD+0.3-0.3 to +7.0-0.3to +13-0.3 to VDD+0.3300-40 to +85

-55 to +125

unitVVVVVV

Maximum Supply Voltage VDDmaxMaximum Input Voltage VINl max

VIN2maxMaximum Output Voltage VOUTImaxVOuT2maxVouT3maxAllowable Power Dissipation Pd maxOperating Temperature Topr

Storage Temperature TstgPin Assignment

cQ,N Ec cg >

zi< CJ ' wa: uI-III..JU

tnW

Package Dimensions 3021B(unit: mm)~ n~ : : : : : : : ] E ~ :

14.2 ~

t r : Q2.54 S AN YO : D IP 20 S

SANYO Electric Co., Ltd. Semiconductor Business HeadquartersTOKYO OFFICE Tokyo Bldg.,l-10,l Cherne. Ueno, Taito-ku, TOKYO, 110 JAPAND1593MO,02693JN/6018TAl5155KII3104!2244' 19303KI,TS No.1434-117

5/13/2018 LM7000

2/7

LM7000,7000NAllowable Operating Conditions at Ta::::- 40 to + 85C,Vs s : : : : OVSupply Voltage VOOl VOOl,PLLoperationV002 Voo2,Xtal OSCtime baseVIH CE,CL,DATA,STRQVIL CE,CL,DATA,STRQVOUTlSYC,STOUT

VOUT2B01,B02,B03'lOUT B01,B02,B03,Voo=4.5 to 6.5Vfin1 XIN,sine wave,capacitive couplingfin2 FMIN, ? (Note 1),*:(S=1)fin3 FMIN, // (Note 2),*{S= 1)fin4 AMIN, // ,7.:HS 0)fin5 FMIF, ""fin6 AMIF, ""Xtal XIN-XOUT,CI~ 30n

4.5 to 6.53.5 to 6.52.2to 6.5o to 0.7o to 6.5o to 13o to 3.01.0 to 7.2typ to 8.045 to 1305t0300.5 to 1010.0 to 10.7typ to 11.5400 to 450typ to 5005.0 to 7.2typ to 8.0

Input 'H'-Level VoltageInput 'V-Level VoltageOutput VoltageOutput CurrentInput Frequency

Oscillation-GuaranteedCrystal ResonatorInput Amplitude Vin1Vin2Vin3Vin4Vin5* : 'S' : Control bit in serial data(Note 1) :fref= 100,50,25kHz (Note 2) :Reference freqeuncy other than fref'= (Note 1)

Electrical Characteristics IUnder allowable operating conditions min typOn-chip Feedback Resistance Rfl XIN 1.0R t 2 FMIN 0.5R f ' 3 AMIN 0.5Rr4 FMIF 0.5Rf5 AMIF 0.5IIH CE,CL,DATA,STRQ VI=6.5VIlL CE,CL,DATA,STRQ VI::::OVVOLl FMIF,AMIF,FMIN,AMIN Io=0.5rnAVOL2SYC Io=O.lrnA,(Note 3)10m S Y C Vo::::6.5VVOL3STOUT 10:::: LOrnA10m STOUT Vo=6.5VVOL4BOI to 3 Io::::2.0mAIoff3 BOI to 3 Vo = 13VVOHl PD1,2 Io=O.lmA 0.5VDOVOL5PD1,2 lo=O.lmAIoffH PD1,2 Vo=Vnn

XIN,sine wave,capacitive couplingFMIN, //AMIN, //FMIF, 1/AMIF, 1/

Input 'H'-Level CurrentInput'L'-Level CurrentOutput 'V-Level Voltage 0.02Output OffLeak CurrentOutput 'L'-Level VoltageOutput OffLeak CurrentOutput 'L'-Level VoltageOutput OffLeak CurrentOutput 'H'-Level VoltageOutput 'L'-Level Voltage['H'-Level Tri-stateOffLeak Current['L'-LeVelTri-stateOffLeak CurrentSupply Voltage

IoffL PD1,2 VO=OV(Note 4)PLLstopIOOl VOOl+VOD21002 VOD2cin FMINnput Capacitance

(Note 3) Voo=3.5 to 6.5V (Note 4) 7.2MHzXtal connected across XIN and XOUTfin2::::130MHzVIN2= 100mVrmsOther input pins = VS8Output pins= Open

Kinseki Co.,LtdHC431V: 2114-84521 (1) : CL= 10pF C1= 15 (10 to 22)pF C2::::15pFHC431V: 2114-84521(2) : CL=16pF C1=22(15t033)pF C2=33pFNihon Denpa Kogyo Co.,LtdNR-18.: LM-X-0701: CL=10pF C1=15pF C2=15pF

unitVVVVVVrnAMHzMHzMHzMHzMHzkHzMHz

0.5 to 1.5 Vrms0.1 to 1.5 Vrms0.1 to 1.5 Vrms0.1 to 1.5 Vrms0.1 to 1.5 Vrms

max

5.05.03.50.35.01.05.01.03.00.30.01 10.0

0.01 10.0

1252.02

unitMnMnMnMnMn

p.Ap .AVV

p .AV

p.AVp .AV

VnAnA

403 . 53

rnArnApF

No.1434-217

5/13/2018 LM7000

3/7

LM7000,70aONEquivalent Circuit Block Diagram

17 POII,~P02phase[kllela'ChargePump

~-+-----=.!!~:MIF

. . . .: . . .- - . . :. ! I , ~ s o v m l_ _ .. ! JI I: J I . . ; 60 v 0 0 21_ _ J _ J t ' l S SPin DescriptionSYCXIN,XOUTFMIN,AMINCE,CL,DATA

B01,802,803STRQSTOUTVDDl,VD02,VSSAMIF,FMIFPDl,PD2.

: Controller clock (400kHz): Xtal OSC (7.2MHz), on-chip feedback resistor: Local oscillation signal input: Data input: Band data output, B01can be also used for time base output (8Hz): IF count request input:Auto search stop signal output: Power supply (VDD2 is for'backup): IF signal input: Charge pump output

Data Input

DATA

fI } 15uK 'C12 < 15u~L._;.__~(X:.!.'~ta~l: at 7.2MHz)L

CEInternal data _c_ --------- -------ir-----_______________________ ---J:l..- _

Inputting starts at"DO.

(1) DO(LSB) to D13 (MSB) : Division ratio dataFor FMIN, use DO to D13 ;for AMIN. use D4toD13.[ D o j D l i D Z \ D 3 1 D 4 \ D 5 j D 6 \ 0 7 1 D B \ D 9 ! ~ D l ~ o i - D l - - . d ~ D I - , 2 1 - D l ~ 3 11 1 1 1 0 1 1 1 1 1 0 0 0 0LSB MSB FMIN division ratio = 1007X X X X 1 0 0 0 1 0 0 1 0 0LSB MSB AMIN division ratio = 145

Continued on next page.

No,1434-317

5/13/2018 LM7000

4/7

LM7000,7000NContinued from preceding page.ExampleC D FM 100kHz Step (fref= 100kHz)

FM YCO= 100.7MHz (FM RF=90.0MHz, IF= + lO.7MHz)Division Ratio = 100.7MHz (FM VeO)+ 100kHz(fref)= 1007 - - + 3EF(HEX)

AM 10kHz Step (fref= 10kHz)AM Yeo= 1450kHz (AM RF= 1000kHz, IF= +450kHz)Division Ratio = 1450kHz (AM VeO) + 10kHz (fref)= 145 - 91(HEX)

(2) TO,T1 :For LSI test (0, 0)(3) BOto B2, TB :Band data:Time base data

:Determinedby RO to R2

bInput Output! BO I 81 821 TB BOI BO_2 B03I 0 I 0 U I 0 * * *0 0 I 0 0 0 I! 0 1 0 0 0 1 0

0 ] 1 0 0 1 1] 0 0 0 1 0 0n - O 1 0 1 0 11 0 0 I 1 01 1 ] 0 1 1 10 0 0 1 TB * *x 1 0 1 TB 1 0i x i 0 1 1 T8 0 1:- x : 1 ! 1 I 1 I, TB 1 1 ---: 1 : 0 0 ; 1 T8 0 IT IX :Don'tcareTB :8Hz

(4) ROto R2: Reference frequency dataIR 0 IR 1-:R-2 Iref

- - - ; ~ - i i l l l R ( ) ~tiOJ--~- IF Count'= 1 ,--iTOT -- -- -0 0 0 il 10 0 kH z0 0 1 I 50 1 i 1 I 0 i1 10.7MHz10kHz0 1 0 I 25 1 i II 0 I0 1 1 5 0_ I 0 11 0 0 ]0 1 I 0 1 4 5 0k H z :: :': : 3 k H z1 0 1 9 1 i 0 11 -- - t-- Ii0 1 o I 1 1 45OkH zO.6kH zf--1 1 1 5 0 I 0 1 " 450kH z+ 3 kH z'I(Note) BOtoB2=O

(5) S: Divider select data'1' :FMIN, '0' :AMIN

No.1434-4I7

5/13/2018 LM7000

5/7

LM7000,7000NIF Count Circuit: Circuit t o stop auto tuning

8 FMfAM IF tc LA1266,rtc. S I T :1: 1

~~j !! = I!:: a :J':I: Ii i) ' - nt u " , \ O O p F'I ~ u: :E -u.. : : : E I~-lM7~O,7000N

r---W--'1100

fl~-~'~III '"controller

When in the neighborhood of a broadcasting station, "SIG" signal is output, setting SIG of thecontroller to "0". "STRQ" signal is applied to the LM7000 and IF Ie from the controller. IF signal is applied to the LM7000 from the IF Ie and the LM7000counts this signal.When a specified count value is reached, "STOUT" signal is applied to the controller from theLM7000, stopping auto tuning.

SIG(c:ontroll~r) ~

STRQ(COnlroller) ~_!_1 " ' I I 1 2 ' I ~ t2 I . . .- - - - - -------Ilm~ll~mmlllljljIHmlllllllllm~ml1l~I----

I I ~ ~~=SIGcheck STOUT check I STOUT check Counting is performed only at "STRQ"=1.The count time is 120msec. For FM, the count error is shown below.(Example: For 50Hz-100%modulation, the maximum count error is 5kHz.)

channel - - L l . X _ _ _ t : ; X L _ _ l _ D _ t ~ X - - - : _ _ - - - L X l , _ _ _I I

IF ( IF tc )S T O UT ( L M7 00 0)

Count Error - Period

60

o f\

0

0

0 11\ / \V\Ar-.r-.

5/13/2018 LM7000

6/7

LM7000,7000N .Sample Connection to Controller

7 .2 MH z' *E,CL,DATAcontrollerGeneral-purposemicro-controller

LC7573,7574(FL driver)LClSS2,7583 ~LC75821,7SB2 I arIB(LCD driver) I00

Notes for Using PLL Ie(1) The layout nearby PLL-IC,

Connected to eliminate noise :ro;o.lOOpFL'0-O --V5So----J J - - - - - l AMIF5O'10)pF1 LM7000,7000N

o----JP'FMIFL L p _ D -Shorten. ~-._.__B..wr--,--.. -m---o

~'T v e o

~ Shomn. ~Surround this section with the ground pattern, because it is in ahigh impedance state and is very susceptible to noise.

(2) State of output ports (BOI to B03) at power-on,The output ports are undefined until the control data is transmitted.The BOl and B03 ports may output a internal dock of PLL-IC, and so don't forget to transmitte ofcontrol data after power-on,The control data should be input only after X'tal OSChave become stable.(3) VCOdesign,At design ofthe VCO, try to do not stop oscillation no matter what Tuning Voltage(Vtune) is 0 Volt.When the v e o oscillation stops, the PLL is possible to becomea dead -lockcondition.

Differences Between the LM7000and LM7000NThe only difference between LM7000and LM7000N is the phase detector dead zone. Otherwise, theyare identical.

Continued on next page.

No.14346/7

5/13/2018 LM7000

7/7

LM7000,7000NContinued from preceding page.Dead ZoneThe phase detector shown in-figure 1compares the reference frequency (fr) with fp. The characteristicsof the phase detector are shown in figure 2. A phase detector ideally should output a voltageproportional to the phase difference (1)) as shown by curve (A), but in reality.idalays in the internalcircuitry mean that small phase differences cannot be detected. This causes the dead zone shown bycurve (B). To realize a large signal-to-noise ratio, this dead zone should be made as small as possible.Standard models, however, can have a rather wide dead zone. When there is a strong RF input signal,with these models, the veo can be modulated to compensate for part of the RF signal being leak to theveo from the MIX. In the case of dead zone is small, the veo output is modulated and a beat betweenthe RF and veo is created.Figure 1 Figure 2 v

PhaseDetector (nssc)

Reference. Divider

Programmable Divider ,,II___i-I+ - ~ . : :c D e : : .. : :a , ,- d . : :. Z o : :: : .n ~ e

LM7000/LM7000NBecause of the above reasons, the LM7000 and LM7000N were developed with different dead zones.LM7000 : Dead zone= 0 ns, SIN is 90 to 100 dB or greaterLM7000N: Dead zone::; 5 to 10 ns, for standard models

NoteIf the LM7000N is used in a circuit designed for the LM7000, the SIN ratio will decrease.

No products described or contained herein are intended for use in surgical implants, life-support systems,aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment andthe like, the failure of which may directly or indirectly cause injury, death or property loss.

Anyone purchasing any products described or contained herein for an above-mentioned use shall:CD Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates,

subsidiaries and distributors and all their officers and employees, jointly and severally, against anyand all claims and litigation and all damages, cost and expenses associated with such use:

(2) Not impose any responsibility for any fault or negligence which may be cited in any such claim orlitigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any oftheir of ficers and employees jointly or severally.

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guarant-eed for volume production. SANYO believes information herein is accurate and reliable, but no guaranteesare made or implied regarding its use or any infringements of intellectual property rights or other rights ofthird parties. .

No. 1434-717