entegra ’ s sdr module
DESCRIPTION
Entegra ’ s SDR Module. Dual 14 bit 65Msps A/D converters with a sampling bandwidth of 200MHz. Dual 14 bit 100Msps D/A converters. 2 million equivalent gate Xilinx V2000E FPGA On-board RAM: 1MB Sync Burst SRAM, 128kB dual-port SRAM. - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: Entegra ’ s SDR Module](https://reader035.vdocuments.mx/reader035/viewer/2022062323/56815cbc550346895dcabbd6/html5/thumbnails/1.jpg)
Entegra’s SDR Module1. Dual 14 bit 65Msps A/D converters with a sampling bandwidth of 200MHz. 2. Dual 14 bit 100Msps D/A converters. 3. 2 million equivalent gate Xilinx V2000E FPGA 4. On-board RAM: 1MB Sync Burst SRAM, 128kB dual-port SRAM. 5. On-board high stability 10MHz reference and programmable DDS to support virtually
any clock scheme currently in use. 6. 24/48 bit high speed LVDS or LV-TTL digital interface 7. 2MB FLASH ROM for FPGA configuration, also configurable via JTAG or DSP bus. 8. Omnibus DSP interface compatible with a range of Innovative Integration DSP cards. 9. Compact: 100mm x 160mm mezzanine mounting module.
![Page 2: Entegra ’ s SDR Module](https://reader035.vdocuments.mx/reader035/viewer/2022062323/56815cbc550346895dcabbd6/html5/thumbnails/2.jpg)
W-CDMA Downlink Simulator test-bed for experimenting with system partitioning in a user terminal
![Page 3: Entegra ’ s SDR Module](https://reader035.vdocuments.mx/reader035/viewer/2022062323/56815cbc550346895dcabbd6/html5/thumbnails/3.jpg)
Internal architecture of the physical channel processor FPGA
![Page 4: Entegra ’ s SDR Module](https://reader035.vdocuments.mx/reader035/viewer/2022062323/56815cbc550346895dcabbd6/html5/thumbnails/4.jpg)
The digital down-converter and filters
![Page 5: Entegra ’ s SDR Module](https://reader035.vdocuments.mx/reader035/viewer/2022062323/56815cbc550346895dcabbd6/html5/thumbnails/5.jpg)
Digital Up-Converter (DUC)
![Page 6: Entegra ’ s SDR Module](https://reader035.vdocuments.mx/reader035/viewer/2022062323/56815cbc550346895dcabbd6/html5/thumbnails/6.jpg)
Rake Receiver
![Page 7: Entegra ’ s SDR Module](https://reader035.vdocuments.mx/reader035/viewer/2022062323/56815cbc550346895dcabbd6/html5/thumbnails/7.jpg)
Searcher Receiver Matched Filter
![Page 8: Entegra ’ s SDR Module](https://reader035.vdocuments.mx/reader035/viewer/2022062323/56815cbc550346895dcabbd6/html5/thumbnails/8.jpg)
Eight Channel W-CDMA Transmitter
![Page 9: Entegra ’ s SDR Module](https://reader035.vdocuments.mx/reader035/viewer/2022062323/56815cbc550346895dcabbd6/html5/thumbnails/9.jpg)
Timing Controller
![Page 10: Entegra ’ s SDR Module](https://reader035.vdocuments.mx/reader035/viewer/2022062323/56815cbc550346895dcabbd6/html5/thumbnails/10.jpg)
DSP Software Structure