effect of pads 0.6 m chip june 2002 final layout
Post on 20-Dec-2015
220 views
TRANSCRIPT
![Page 1: Effect of Pads 0.6 m chip June 2002 Final layout](https://reader034.vdocuments.mx/reader034/viewer/2022042608/56649d485503460f94a24877/html5/thumbnails/1.jpg)
Effect of PadsEffect of Pads
0.6 m chip June 2002Final layout
![Page 2: Effect of Pads 0.6 m chip June 2002 Final layout](https://reader034.vdocuments.mx/reader034/viewer/2022042608/56649d485503460f94a24877/html5/thumbnails/2.jpg)
Effect of PadsEffect of Pads
Left: “External” ring oscillator, 11 stages
Below: Internal ring oscillator, 31 stages, output to divide-by-64 counter
![Page 3: Effect of Pads 0.6 m chip June 2002 Final layout](https://reader034.vdocuments.mx/reader034/viewer/2022042608/56649d485503460f94a24877/html5/thumbnails/3.jpg)
Effect of Pads: Results SummaryEffect of Pads: Results Summary
Internal Osc.Internal Osc. External Osc.External Osc. One-stage delayOne-stage delay
112 MHz (31-stage)(equivalent to 1.16 GHz for 3 stages)
398 KHz (11-stage)(equivalent to 1.46 MHz for 3 stages)
~330 ps for internal, ~330 ns for external devices
0.6 m chip, measurements taken by Tektronix oscilloscope with 1 pF-capacitance active probe on the breadboard
Speed ratio: 794.5Load ratio: ~1000
Expecting similar results on a PCB with the active probe
![Page 4: Effect of Pads 0.6 m chip June 2002 Final layout](https://reader034.vdocuments.mx/reader034/viewer/2022042608/56649d485503460f94a24877/html5/thumbnails/4.jpg)
Sidebar: Breadboard CapacitanceSidebar: Breadboard Capacitance
Using a single inverter in 1.6 micron technology, put different extra load capacitances between the output of the inverter and groundMeasured rise/fall/delay times and graphed vs. load cap.
Extrapolated to where load would be zero.
Results:•The load capacitance of the bonding pad+bonding wire+pin+breadboard+active probe ensemble is about 15 pF. •The probe is claimed to have 1 pF load. •For the pad itself, Cadence extracts a capacitance of 0.24 pF, without the capacitances of the quite large ESD protection transistors. •A minimum-size inverter has an input capacitance of the order of 20 fF.
Cbboard Cextra
VinVout
![Page 5: Effect of Pads 0.6 m chip June 2002 Final layout](https://reader034.vdocuments.mx/reader034/viewer/2022042608/56649d485503460f94a24877/html5/thumbnails/5.jpg)
3-D Connections3-D ConnectionsChip-to-chip communication between different chips with vertical vias that require 12m x 12m metal pads
Cadence-extracted capacitance 9.23 fF: Same order of magnitude as inverter load cap
Unknown: Extra effects of the vertical via column to be investigated
in2 out2
out1 in1
![Page 6: Effect of Pads 0.6 m chip June 2002 Final layout](https://reader034.vdocuments.mx/reader034/viewer/2022042608/56649d485503460f94a24877/html5/thumbnails/6.jpg)
3-D Connections: “Symmetric” Chip3-D Connections: “Symmetric” ChipNew chip submitted with structures that can be connected in 3D
![Page 7: Effect of Pads 0.6 m chip June 2002 Final layout](https://reader034.vdocuments.mx/reader034/viewer/2022042608/56649d485503460f94a24877/html5/thumbnails/7.jpg)
3-D Connections: “Symmetric” Chip3-D Connections: “Symmetric” ChipSame 31-stage planar ring oscillator with counter outputAlso 31-stage 3-D ring oscillator with counter output
The proper pairs of pads have to be connected to each other through vertical through-chip vias post-fabrication for the circle to close.
To counter input
Simulation results:
Planar: 142 MHz3-D, six “layer”s: 122 MHz
![Page 8: Effect of Pads 0.6 m chip June 2002 Final layout](https://reader034.vdocuments.mx/reader034/viewer/2022042608/56649d485503460f94a24877/html5/thumbnails/8.jpg)
3-D Connections: “Symmetric” Chip3-D Connections: “Symmetric” ChipOther StructuresOther Structures
“External” ring oscillator: Bonding pads as only loads
![Page 9: Effect of Pads 0.6 m chip June 2002 Final layout](https://reader034.vdocuments.mx/reader034/viewer/2022042608/56649d485503460f94a24877/html5/thumbnails/9.jpg)
3-D Connections: “Symmetric” Chip3-D Connections: “Symmetric” ChipOther StructuresOther Structures
• 3-D buffer• 3-D 2-bit counter• XOR gate with output buffer• Phase delay measurement tests• 100 x minimum size NMOS for gate current measurements
![Page 10: Effect of Pads 0.6 m chip June 2002 Final layout](https://reader034.vdocuments.mx/reader034/viewer/2022042608/56649d485503460f94a24877/html5/thumbnails/10.jpg)
3-D Connections: “Symmetric” Chip3-D Connections: “Symmetric” ChipOther StructuresOther Structures
•XOR gate with output buffer
• Phase delay measurement tests