Download - Physical Design of FabScalar Generated Superscalar Processors EE6052 Class Project Wei Zhang
![Page 1: Physical Design of FabScalar Generated Superscalar Processors EE6052 Class Project Wei Zhang](https://reader036.vdocuments.mx/reader036/viewer/2022082820/56649f045503460f94c186c1/html5/thumbnails/1.jpg)
Physical Design of FabScalar Generated Superscalar
Processors
EE6052 Class Project
Wei Zhang
![Page 2: Physical Design of FabScalar Generated Superscalar Processors EE6052 Class Project Wei Zhang](https://reader036.vdocuments.mx/reader036/viewer/2022082820/56649f045503460f94c186c1/html5/thumbnails/2.jpg)
Wei2
Outline Heterogeneous Multi-Core Processors FabScalar Physical design of FabScalar generated cores Things we can do Conclusion
![Page 3: Physical Design of FabScalar Generated Superscalar Processors EE6052 Class Project Wei Zhang](https://reader036.vdocuments.mx/reader036/viewer/2022082820/56649f045503460f94c186c1/html5/thumbnails/3.jpg)
Wei3
Heterogeneous Multi-Core ProcessorsHeterogeneous multi-Core processor Contains multiple, differently-designed superscalar core
types that can streamline the execution of diverse programs. The core types differ from each other and target at different
applications.Superscalar processor Utilizes instruction level parallelism. Executes more than one
instruction during a clock-cycle. Dispatch instructions to redundant functional units such as
ALU, multiplier, bit shifter, etc on the processor.“Achilles’ heel” of heterogeneous multi-core processor
design Design and verification effort is multiplied by the number of
different core types, which limits the amount of architectural diversity that can be practically implemented.
![Page 4: Physical Design of FabScalar Generated Superscalar Processors EE6052 Class Project Wei Zhang](https://reader036.vdocuments.mx/reader036/viewer/2022082820/56649f045503460f94c186c1/html5/thumbnails/4.jpg)
Wei4
FabScalar A toolset developed to automatically compose
RTL designs of arbitrary cores within a canonical superscalar template.
Frames superscalar processors in a canonical template which defines canonical pipeline stages and interfaces among them.
A Canonical Pipeline Stage Library (CPSL) provides many implementations of each canonical pipeline stage that differs in their superscalar dimensions.
An RTL generation tool uses the template and CPSL to automatically generate an overall core of desired configuration.
![Page 5: Physical Design of FabScalar Generated Superscalar Processors EE6052 Class Project Wei Zhang](https://reader036.vdocuments.mx/reader036/viewer/2022082820/56649f045503460f94c186c1/html5/thumbnails/5.jpg)
Wei5
Canonical Pipeline Stages
The pipeline stages and interfaces are the same for all the superscalar processors.
Each pipeline stage is composed from the Canonical Pipeline Stage Library.
![Page 6: Physical Design of FabScalar Generated Superscalar Processors EE6052 Class Project Wei Zhang](https://reader036.vdocuments.mx/reader036/viewer/2022082820/56649f045503460f94c186c1/html5/thumbnails/6.jpg)
Wei6
Canonical Pipeline Stage Library
![Page 7: Physical Design of FabScalar Generated Superscalar Processors EE6052 Class Project Wei Zhang](https://reader036.vdocuments.mx/reader036/viewer/2022082820/56649f045503460f94c186c1/html5/thumbnails/7.jpg)
Wei7
FabMem: A Multiported RAM and CAM Compiler Estimates read/write delays, read/write energies, and areas
of user-specified multi-ported RAMs/CAMs. Generates layouts of desired RAMs/CAMs.
Limitations FabMem is tied to a specific technology (FreePDK45). The largest supported RAM is 512 words. FabMem can generate RAMs for only 2XR-XW and XR-XW
configurations. The maximum number of read ports is 16. The maximum number of write ports is 8.
The degree of column muxing in RAMs is limited to 1, 2, and 4.
The largest supported CAM is 256 words. FabMem can generate CAMs for only XR-XW configurations.
The maximum number of read ports is 8. The maximum number of write ports is 8.
![Page 8: Physical Design of FabScalar Generated Superscalar Processors EE6052 Class Project Wei Zhang](https://reader036.vdocuments.mx/reader036/viewer/2022082820/56649f045503460f94c186c1/html5/thumbnails/8.jpg)
Wei8
Physical Design – by FabScalar Group Use FabMem to
generate custom designs of critical memory structures.
Course-grained floorplanning.
Little consideration of power, area and performance issues.
Use FreePDK45, a 45nm based standard cell library, for logic synthesis and place-and-route.
![Page 9: Physical Design of FabScalar Generated Superscalar Processors EE6052 Class Project Wei Zhang](https://reader036.vdocuments.mx/reader036/viewer/2022082820/56649f045503460f94c186c1/html5/thumbnails/9.jpg)
Wei9
Physical Design – Things We Can Do Floorplanning Data path design Memory design – comparison between
FabMem and other memory compilers Cadence vs Synopsys Power planning
![Page 10: Physical Design of FabScalar Generated Superscalar Processors EE6052 Class Project Wei Zhang](https://reader036.vdocuments.mx/reader036/viewer/2022082820/56649f045503460f94c186c1/html5/thumbnails/10.jpg)
Wei10
Conclusion Heterogeneous Multi-Core Processors have
many advantages FabScalar uses canonical pipeline stages for
superscalar processor generation. Physical design of FabScalar generated cores
remains to be further investigated.