![Page 1: Outline - University of California, Los Angeles1 PLLs and Synthesizers Behzad Razavi Electrical Engineering Department University of California, Los Angeles 2 Outline zPhase Detector](https://reader036.vdocuments.mx/reader036/viewer/2022071504/6124c6038d1c2e2e0c6d6a6f/html5/thumbnails/1.jpg)
1
PLLs and Synthesizers
Behzad RazaviElectrical Engineering Department
University of California, Los Angeles
2
Outline
Phase DetectorType I and II PLLsPLL Design ProcedureSynthesizer Architectures
![Page 2: Outline - University of California, Los Angeles1 PLLs and Synthesizers Behzad Razavi Electrical Engineering Department University of California, Los Angeles 2 Outline zPhase Detector](https://reader036.vdocuments.mx/reader036/viewer/2022071504/6124c6038d1c2e2e0c6d6a6f/html5/thumbnails/2.jpg)
3
The Need for RF Synthesis
4
Voltage-Controlled Oscillators
Center FrequencyTuning Range:- Band of Interest- PVT VariationsGain (Sensitivity)
Supply RejectionTuning LinearityIntrinsic JitterOutput Amplitude
![Page 3: Outline - University of California, Los Angeles1 PLLs and Synthesizers Behzad Razavi Electrical Engineering Department University of California, Los Angeles 2 Outline zPhase Detector](https://reader036.vdocuments.mx/reader036/viewer/2022071504/6124c6038d1c2e2e0c6d6a6f/html5/thumbnails/3.jpg)
5
Mathematical Model of VCO
6
Phase Detector
![Page 4: Outline - University of California, Los Angeles1 PLLs and Synthesizers Behzad Razavi Electrical Engineering Department University of California, Los Angeles 2 Outline zPhase Detector](https://reader036.vdocuments.mx/reader036/viewer/2022071504/6124c6038d1c2e2e0c6d6a6f/html5/thumbnails/4.jpg)
7
Problem of Phase Alignment
Loop is locked if phase difference is constant.
8
Example
Ripple
Ripple modulates VCO, producing sidebandsand jitter.
![Page 5: Outline - University of California, Los Angeles1 PLLs and Synthesizers Behzad Razavi Electrical Engineering Department University of California, Los Angeles 2 Outline zPhase Detector](https://reader036.vdocuments.mx/reader036/viewer/2022071504/6124c6038d1c2e2e0c6d6a6f/html5/thumbnails/5.jpg)
9
Response to Phase Step
10
Response to Frequency Step
![Page 6: Outline - University of California, Los Angeles1 PLLs and Synthesizers Behzad Razavi Electrical Engineering Department University of California, Los Angeles 2 Outline zPhase Detector](https://reader036.vdocuments.mx/reader036/viewer/2022071504/6124c6038d1c2e2e0c6d6a6f/html5/thumbnails/6.jpg)
11
Phase and Frequency Settling
12
PLL Dynamics
Slow PhaseChange
Fast PhaseChange
![Page 7: Outline - University of California, Los Angeles1 PLLs and Synthesizers Behzad Razavi Electrical Engineering Department University of California, Los Angeles 2 Outline zPhase Detector](https://reader036.vdocuments.mx/reader036/viewer/2022071504/6124c6038d1c2e2e0c6d6a6f/html5/thumbnails/7.jpg)
13
Type I PLL
Trade-offs among stability,ripple, and phase offsetLimited capture range
14
Aided Acquisition
![Page 8: Outline - University of California, Los Angeles1 PLLs and Synthesizers Behzad Razavi Electrical Engineering Department University of California, Los Angeles 2 Outline zPhase Detector](https://reader036.vdocuments.mx/reader036/viewer/2022071504/6124c6038d1c2e2e0c6d6a6f/html5/thumbnails/8.jpg)
15
PFD Implementation
Reset pulses are ~ 5 gate delays wide.Reset pulses are necessary to avoid “dead zone.”
16
PFD and Charge Pump
Infinite gain yields zero phase offset.QA and QB are called “Up” and “Down” pulses, respectively.
![Page 9: Outline - University of California, Los Angeles1 PLLs and Synthesizers Behzad Razavi Electrical Engineering Department University of California, Los Angeles 2 Outline zPhase Detector](https://reader036.vdocuments.mx/reader036/viewer/2022071504/6124c6038d1c2e2e0c6d6a6f/html5/thumbnails/9.jpg)
17
PFD/CP/Capacitor Behavior
18
First Attempt to Close the Loop
![Page 10: Outline - University of California, Los Angeles1 PLLs and Synthesizers Behzad Razavi Electrical Engineering Department University of California, Los Angeles 2 Outline zPhase Detector](https://reader036.vdocuments.mx/reader036/viewer/2022071504/6124c6038d1c2e2e0c6d6a6f/html5/thumbnails/10.jpg)
19
Type II (Charge-Pump) PLL
20
Frequency Multiplication
![Page 11: Outline - University of California, Los Angeles1 PLLs and Synthesizers Behzad Razavi Electrical Engineering Department University of California, Los Angeles 2 Outline zPhase Detector](https://reader036.vdocuments.mx/reader036/viewer/2022071504/6124c6038d1c2e2e0c6d6a6f/html5/thumbnails/11.jpg)
21
PFD/CP Nonidealities
Skew between Up and Down PulsesMismatch between Up and DownCurrentsCharge SharingChannel-Length ModulationCharge Injection Mismatch
22
Problem of Skew
![Page 12: Outline - University of California, Los Angeles1 PLLs and Synthesizers Behzad Razavi Electrical Engineering Department University of California, Los Angeles 2 Outline zPhase Detector](https://reader036.vdocuments.mx/reader036/viewer/2022071504/6124c6038d1c2e2e0c6d6a6f/html5/thumbnails/12.jpg)
23
Up and Down Current Mismatch
Produces both ripple and phase offset.
24
Charge Sharing
[Young, JSSC, Nov. 92]
Buffer difficult to design at low supply voltages.
![Page 13: Outline - University of California, Los Angeles1 PLLs and Synthesizers Behzad Razavi Electrical Engineering Department University of California, Los Angeles 2 Outline zPhase Detector](https://reader036.vdocuments.mx/reader036/viewer/2022071504/6124c6038d1c2e2e0c6d6a6f/html5/thumbnails/13.jpg)
25
Channel-Length Modulation
Ix
Vx
W/LN=10 um/60 nm
W/LN=20 um/120 nm
26
Reduction of Channel-Length Modulation
[Lee, Elec. Let., Nov. 00] [Terrovitis, ISSCC04]
![Page 14: Outline - University of California, Los Angeles1 PLLs and Synthesizers Behzad Razavi Electrical Engineering Department University of California, Los Angeles 2 Outline zPhase Detector](https://reader036.vdocuments.mx/reader036/viewer/2022071504/6124c6038d1c2e2e0c6d6a6f/html5/thumbnails/14.jpg)
27
Reduction of Both Mismatches
[Wakayama, US Patent 7,057,465 B2](Also, see Gierkink, ISSCC08]
28
Addition of Second Capacitor
C2 can reach 0.2Cp with little degradation in settling behavior.But imposes an upper bound on Rp.
![Page 15: Outline - University of California, Los Angeles1 PLLs and Synthesizers Behzad Razavi Electrical Engineering Department University of California, Los Angeles 2 Outline zPhase Detector](https://reader036.vdocuments.mx/reader036/viewer/2022071504/6124c6038d1c2e2e0c6d6a6f/html5/thumbnails/15.jpg)
29
PLL Design Procedure
Design VCO for frequency range of interest and obtain KVCO.
Set the “loop bandwidth” to one-tenth of input frequency:
(Loop BW ~ 2.5 n for = 1.)Select a charge pump current (tens of microamps to some milliamps).Set the damping factor to 1 and computeRp and Cp.
30
Charge Pump Design
Select W/L of current sources for anoverdrive of about 50-100 mV.
Choose L such that mismatch due to channel-length modulation remains below 10-20%.
Choose switch dimensions for a headroom consumption of 20-30 mV.If mismatch due to channel-length modulationresults in excessive jitter or sidebands:(a) Increase C2 and Cp (BW goes down).(b) Use one of the circuit techniques to reduce
effect of channel-length modulation.
![Page 16: Outline - University of California, Los Angeles1 PLLs and Synthesizers Behzad Razavi Electrical Engineering Department University of California, Los Angeles 2 Outline zPhase Detector](https://reader036.vdocuments.mx/reader036/viewer/2022071504/6124c6038d1c2e2e0c6d6a6f/html5/thumbnails/16.jpg)
31
Design Example
M=4
KVCO=148 MHz/V
235 MHz
Ip=0.5 mA
32
Simulated Behavior
Rp=3 kCp=25 pC2=2.5 p
Rp=1.5 kCp=25 pC2=2.5 p
Rp=1.5 kCp=25 pC2=5 p
Rp=3 kCp=25 pC2=5 p
Rp=6 kCp=25 pC2=5 p
Rp=12 kCp=25 pC2=5 p
![Page 17: Outline - University of California, Los Angeles1 PLLs and Synthesizers Behzad Razavi Electrical Engineering Department University of California, Los Angeles 2 Outline zPhase Detector](https://reader036.vdocuments.mx/reader036/viewer/2022071504/6124c6038d1c2e2e0c6d6a6f/html5/thumbnails/17.jpg)
33
Integer-N Synthesizer
Slow settling: ~100 input cyclesNo VCO noise suppression beyond 0.1fREF
34
Fractional-N Synthesizer
![Page 18: Outline - University of California, Los Angeles1 PLLs and Synthesizers Behzad Razavi Electrical Engineering Department University of California, Los Angeles 2 Outline zPhase Detector](https://reader036.vdocuments.mx/reader036/viewer/2022071504/6124c6038d1c2e2e0c6d6a6f/html5/thumbnails/18.jpg)
35
Fractional-N Synthesizer