Download - Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004
![Page 1: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/1.jpg)
Interconnect Routing in VLSI
Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004
![Page 2: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/2.jpg)
Considering two metal layers available for doing that - Metal2 and Metal3 (cells would be using only Poly and Metal 1) a topology for this net could be like this ...
met2met3via
![Page 3: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/3.jpg)
With the gates the layout would be:
metmet3via
![Page 4: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/4.jpg)
INV
NOR
NANDB
NANDA
The net is now connected
![Page 5: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/5.jpg)
INV
NOR
NANDB
NANDA
But notice that a Metal 2 segment overlaps with the INV output, turning it unreachable by other connections
![Page 6: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/6.jpg)
INV
NOR
NANDB
NANDA
This in undesirable and is one of the basic routing constraints: do not overlap other nets terminals
![Page 7: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/7.jpg)
INV
NOR
NANDB
NANDA
If we change the layers preferred directions the topology goes like this, and the INV output is overlapped by Metal 3, what makes it still available in Metal 2
![Page 8: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/8.jpg)
INV
NOR
NANDB
NANDA
But this time we’ve switched the via witch use to connect the NANDA output to metal 3, for three other vias in the other gates inputs, in order to make them available to the superior metal layer
![Page 9: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/9.jpg)
INV
NOR
NANDB
NANDA
Vias are resistive, increasing signal propagation delay and should be avoided. What takes us to another basic routing constraint: to reduce the number of vias
![Page 10: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/10.jpg)
Now take a look at this alternative topology. Fot this net topology, lower level connections do not overlap each other making them unreachable
![Page 11: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/11.jpg)
And the number of vias is the same of the first case we considered, only four
![Page 12: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/12.jpg)
And also!!! The total wire area is smaller them the previous topologies. Witch means smaller capacitance to be loaded by the driver output
![Page 13: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/13.jpg)
And this may be the main routing constraint: to reduce wiring area, or wirelength
![Page 14: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/14.jpg)
Although we have focused our attention to a single net until now…
![Page 15: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/15.jpg)
… the routing problem lye over several other nets whose share the same routing area.
![Page 16: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/16.jpg)
There are several other cells …
![Page 17: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/17.jpg)
… with their respective pins …
![Page 18: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/18.jpg)
… and they all should be properly connected.
![Page 19: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/19.jpg)
Routing result by Parrot Tool Set. Screenshot from Yacif Viewer
![Page 20: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/20.jpg)
The full layout for this example goes like this
![Page 21: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/21.jpg)
Routing result example from Cadence Silicon EnsembleTM
![Page 22: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/22.jpg)
Cells Internal layout is not available, only black boxes hiding the intelectual propriety of AMS STD Cell Designers
![Page 23: Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS - 2004](https://reader035.vdocuments.mx/reader035/viewer/2022062802/56649eaa5503460f94baf062/html5/thumbnails/23.jpg)
Highlighted the Filler-Cells (spaces) used for making feasible the routing step (subject for the 2nd part of this tutorial)