![Page 1: Continuous-Time Linear Equalizer(CTLE)tera.yonsei.ac.kr/class/2016_1_2/lecture/Design 7 CTLE.pdf · 2016-05-26 · Continuous-Time Linear Equalizer(CTLE) Until what frequency..??](https://reader034.vdocuments.mx/reader034/viewer/2022042909/5f3a489e0ecf9e2b9e231aa5/html5/thumbnails/1.jpg)
1 page / 12 page
Continuous-Time Linear Equalizer(CTLE)
Until what frequency..??
– Nyquist frequency: In order to recover data, it is necessary to have bandwidth at least half of data rateex) 2Gbps 1GHz bandwidth required
<Frequency response flattening> <Integrated power spectrum of NRZ data>
![Page 2: Continuous-Time Linear Equalizer(CTLE)tera.yonsei.ac.kr/class/2016_1_2/lecture/Design 7 CTLE.pdf · 2016-05-26 · Continuous-Time Linear Equalizer(CTLE) Until what frequency..??](https://reader034.vdocuments.mx/reader034/viewer/2022042909/5f3a489e0ecf9e2b9e231aa5/html5/thumbnails/2.jpg)
2 page / 12 page
Channel Characteristic
mtline (stripline)-Dielectric const.: 4.8-Dielectric layer thickness: 360u (m)-Signal line width: 625u (m)-Signal line thickness: 17.28u (m)-Physical length: 8 (m)
S21 Simulation result
Simulation setup
9.47dB loss @ 1GHz
![Page 3: Continuous-Time Linear Equalizer(CTLE)tera.yonsei.ac.kr/class/2016_1_2/lecture/Design 7 CTLE.pdf · 2016-05-26 · Continuous-Time Linear Equalizer(CTLE) Until what frequency..??](https://reader034.vdocuments.mx/reader034/viewer/2022042909/5f3a489e0ecf9e2b9e231aa5/html5/thumbnails/3.jpg)
3 page / 12 page
Source-Degenerated CTLE
Goal: Boost 9.5dB @ 1GHzEqualize 2Gbps data transmission
2 pole, 1 zero change with R,C tuning
Find R,C where 1st pole has 1GHz and peaking has 9.5dB by hand calculation
𝐻 𝑠 =𝑔𝑚𝐶𝑝
𝑠 +1
𝑅𝑠𝐶𝑠
(𝑠 +1 +
𝑔𝑚𝑅𝑆2
𝑅𝑠𝐶𝑠)(𝑠 +
1𝑅𝐷𝐶𝑝
)
Peaking = 1 +gmRs
2
![Page 4: Continuous-Time Linear Equalizer(CTLE)tera.yonsei.ac.kr/class/2016_1_2/lecture/Design 7 CTLE.pdf · 2016-05-26 · Continuous-Time Linear Equalizer(CTLE) Until what frequency..??](https://reader034.vdocuments.mx/reader034/viewer/2022042909/5f3a489e0ecf9e2b9e231aa5/html5/thumbnails/4.jpg)
4 page / 12 page
CTLE AC Simulation
Input source-vcvs gain: ±0.5
-VCM : 1.55V-Input resistor: 50 Ohm-Vsin: 1V ac magnitude
Input Source
VCM
CTLE-Input MOSFETs: 20u/180n
-Tail MOSFETs: 45u/800n-Load resistors: 1K Ohm-Load capacitor: 50f F
-Rdeg: 1.3K Ohm
-Cdeg: 350f F-Tail MOSFET bias: 0.6 V
![Page 5: Continuous-Time Linear Equalizer(CTLE)tera.yonsei.ac.kr/class/2016_1_2/lecture/Design 7 CTLE.pdf · 2016-05-26 · Continuous-Time Linear Equalizer(CTLE) Until what frequency..??](https://reader034.vdocuments.mx/reader034/viewer/2022042909/5f3a489e0ecf9e2b9e231aa5/html5/thumbnails/5.jpg)
5 page / 12 page
Simulation Results
1M~10G, logarithmic, 101points
DC attenuation: -0.45dB
7.3dB peaking @ Nyquist frequency
Slight difference with calculation
-0.45dB DC gain
7.3dB peaking @ 1.5GHz
![Page 6: Continuous-Time Linear Equalizer(CTLE)tera.yonsei.ac.kr/class/2016_1_2/lecture/Design 7 CTLE.pdf · 2016-05-26 · Continuous-Time Linear Equalizer(CTLE) Until what frequency..??](https://reader034.vdocuments.mx/reader034/viewer/2022042909/5f3a489e0ecf9e2b9e231aa5/html5/thumbnails/6.jpg)
6 page / 12 page
Channel + CTLE AC Simulation
Channel(mtline)-Differential termination(100 Ohm termination)
8-m FR4
Channel
Transmitter
(Source)
Receiver
(CTLE)
-Dielectric const.: 4.8-Dielectric layer thickness: 360u (m)-Signal line width: 625u (m)-Signal line thickness: 17.28u (m)-Physical length: 8 (m)
![Page 7: Continuous-Time Linear Equalizer(CTLE)tera.yonsei.ac.kr/class/2016_1_2/lecture/Design 7 CTLE.pdf · 2016-05-26 · Continuous-Time Linear Equalizer(CTLE) Until what frequency..??](https://reader034.vdocuments.mx/reader034/viewer/2022042909/5f3a489e0ecf9e2b9e231aa5/html5/thumbnails/7.jpg)
7 page / 12 page
Simulation Results(Channel)
-6dB DC gain loss due to termination
-9.5dB loss @ 1GHz due to channel loss
-7.2dB DC gain
9.36dB loss @ 1GHz
![Page 8: Continuous-Time Linear Equalizer(CTLE)tera.yonsei.ac.kr/class/2016_1_2/lecture/Design 7 CTLE.pdf · 2016-05-26 · Continuous-Time Linear Equalizer(CTLE) Until what frequency..??](https://reader034.vdocuments.mx/reader034/viewer/2022042909/5f3a489e0ecf9e2b9e231aa5/html5/thumbnails/8.jpg)
8 page / 12 page
Simulation Results(Channel + CTLE)
Gain equalization by CTLE
Response fluctuation Channel non-ideality
-7.73dB DC gain-10.24dB @ 1GHz
![Page 9: Continuous-Time Linear Equalizer(CTLE)tera.yonsei.ac.kr/class/2016_1_2/lecture/Design 7 CTLE.pdf · 2016-05-26 · Continuous-Time Linear Equalizer(CTLE) Until what frequency..??](https://reader034.vdocuments.mx/reader034/viewer/2022042909/5f3a489e0ecf9e2b9e231aa5/html5/thumbnails/9.jpg)
9 page / 12 page
Channel + CTLE Transient Simulation
Random bit stream-Period: 1/2Gbps = 500ps-seed: 1-vlogic_high, low = 1, -1 500mV swing to Rx-trise, tfall = 20p
![Page 10: Continuous-Time Linear Equalizer(CTLE)tera.yonsei.ac.kr/class/2016_1_2/lecture/Design 7 CTLE.pdf · 2016-05-26 · Continuous-Time Linear Equalizer(CTLE) Until what frequency..??](https://reader034.vdocuments.mx/reader034/viewer/2022042909/5f3a489e0ecf9e2b9e231aa5/html5/thumbnails/10.jpg)
10 page / 12 page
Simulation Results(Channel)
Closed eye due to channel loss
Small
SNR Calculation
![Page 11: Continuous-Time Linear Equalizer(CTLE)tera.yonsei.ac.kr/class/2016_1_2/lecture/Design 7 CTLE.pdf · 2016-05-26 · Continuous-Time Linear Equalizer(CTLE) Until what frequency..??](https://reader034.vdocuments.mx/reader034/viewer/2022042909/5f3a489e0ecf9e2b9e231aa5/html5/thumbnails/11.jpg)
11 page / 12 page
Simulation Results(Channel + CTLE)
Loss compensation by CTLE
Higher SNR(15.8)
![Page 12: Continuous-Time Linear Equalizer(CTLE)tera.yonsei.ac.kr/class/2016_1_2/lecture/Design 7 CTLE.pdf · 2016-05-26 · Continuous-Time Linear Equalizer(CTLE) Until what frequency..??](https://reader034.vdocuments.mx/reader034/viewer/2022042909/5f3a489e0ecf9e2b9e231aa5/html5/thumbnails/12.jpg)
12 page / 12 page
Design Exercises
Rx CTLE
With given channel, design CTLE which has recovered data SNR over 17.
Explain how you get higher SNR than CTLE you designed in class.