![Page 1: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/1.jpg)
8. Interconnections
Chapter 3, sections 3.3, 3.4
Spring 2016 CS430 - Computer Architecture 1
![Page 2: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/2.jpg)
Sections 3.3, 3.4
• Reading:
– Section 3.3 (pp. 84-85 Interconnection Structures)
– Section 3.4 (pp. 85-93 Bus Interconnection)
• Good Problems to work: 3.4, 3.5, 3.7, 3.16
Spring 2016 CS430 - Computer Architecture 2
![Page 3: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/3.jpg)
Interconnection Structures
• A computer consists of three types of components or modules:– processor
– memory
– I/O
• Interconnection structure –collection of paths connecting various modules or components
Spring 2016 CS430 - Computer Architecture 3
![Page 4: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/4.jpg)
Exchanges
• What exchanges need to happen between the three main components?
Spring 2016 CS430 - Computer Architecture 4
![Page 5: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/5.jpg)
Memory Module
• Memory module consists of N words of equal length
Spring 2016 CS430 - Computer Architecture 5
![Page 6: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/6.jpg)
I/O Module
• I/O Module – is similar functionally to memory except:
– multiple external devices can be controlled through interfaces called ports
– data can be internal or external
– I/O can send interrupts
Spring 2016 CS430 - Computer Architecture 6
![Page 7: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/7.jpg)
Processor
• The processor
– reads instructions and data
– processes data and writes out the results
– uses control signals to control the overall operation of the system
– receives interrupt signals
Spring 2016 CS430 - Computer Architecture 7
![Page 8: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/8.jpg)
Interconnection Structure
• The interconnection must support the following data exchanges:
– Memory to Processor
– Processor to Memory
– I/O to Processor
– Processor to I/O
– I/O to Memory (DMA: Direct Memory Access)
– Memory to I/O (DMA: Direct Memory Access)
Spring 2016 CS430 - Computer Architecture 8
![Page 9: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/9.jpg)
Interconnection Structures
• Bus
• Point-to-point interconnection structures with packetized data transfer
Spring 2016 CS430 - Computer Architecture 9
![Page 10: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/10.jpg)
BUS INTERCONNECTION
Spring 2016 CS430 - Computer Architecture 10
![Page 11: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/11.jpg)
BUS STRUCTURE
Spring 2016 CS430 - Computer Architecture 11
![Page 12: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/12.jpg)
Bus Structure
• Bus – communication pathway connecting two or more devices
• Multiple buses exist in a computer system
Spring 2016 CS430 - Computer Architecture 12
![Page 13: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/13.jpg)
Data Lines
• Used for moving data
• Width of data bus is the number of lines
• Width of the data bus affects system performance
Spring 2016 CS430 - Computer Architecture 13
![Page 14: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/14.jpg)
Address Lines
• Used for specifying an address either in memory or an I/O
• Higher order bits determine module to access
Spring 2016 CS430 - Computer Architecture 14
![Page 15: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/15.jpg)
Control Lines
• Memory Write• Memory Read• I/O Write• I/O Read• Transfer Acknowledge• Bus Request• Bus Grant• Interrupt Request• Interrupt Acknowledge• Clock• Reset
Spring 2016 CS430 - Computer Architecture 15
![Page 16: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/16.jpg)
MULTIPLE-BUS HEIRARCHIES
Spring 2016 CS430 - Computer Architecture 16
![Page 17: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/17.jpg)
Multiple-Bus Hierarchies
• The more devices connected to a bus, the more likely performance will suffer
– More devices means greater bus length means greater propagation delay
– As aggregate data transfer demand approaches the bus capacity, the bus becomes a bottleneck
Spring 2016 CS430 - Computer Architecture 17
![Page 18: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/18.jpg)
Traditional Bus Architecture
Spring 2016 CS430 - Computer Architecture 18
![Page 19: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/19.jpg)
High-Performance Architecture
Spring 2016 CS430 - Computer Architecture 19
![Page 20: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/20.jpg)
ELEMENTS OF BUS DESIGN
Spring 2016 CS430 - Computer Architecture 20
![Page 21: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/21.jpg)
Bus Types
• Dedicated – assigned to a single function (e.gaddress bus) or a physical subset of components (e.g. I/O bus connecting I/O modules)
• Multiplexed – used for both addresses and data where an address valid control line is needed to determine whether the data is an address or data
• Note: The term multiplexed can also be used as follows: A multiplexed bus can be used to transmit fewer bits of a larger number of bits (e.g. multiplexed 8-bit address bus used to transmit 16-bits of address data)
Spring 2016 CS430 - Computer Architecture 21
![Page 22: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/22.jpg)
Method of Arbitration
• Centralized – a single hardware device (the bus controller or arbiter) is responsible for allocating time on the bus
• Distributed – has no central controller, instead each module has access control logic where the modules work together to share the bus
– one module is the master and some other device is the slave
Spring 2016 CS430 - Computer Architecture 22
![Page 23: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/23.jpg)
Timing
• Synchronous Timing
• Asynchronous Timing
• The following slides depict timing diagrams. You can read more about these in appendix N
– http://www.cs.vassar.edu/~jones/Stallings/N-TimingDIagrams
Spring 2016 CS430 - Computer Architecture 23
![Page 24: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/24.jpg)
Synchronous Timing
• Synchronous – the clock determines the occurrence of events
• Processor reads from memory and writes to memory
Spring 2016 CS430 - Computer Architecture 24
![Page 25: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/25.jpg)
Asynchronous Timing - Read
• Asynchronous –there is no clock
• Processor reads from memory
Spring 2016 CS430 - Computer Architecture 25
![Page 26: Chapter 3, sections 3.3, 3 - Computer Science | Pacific ...zeus.cs.pacificu.edu/shereen/cs430sp16/Lectures/08Ch3cS16.pdfInterconnection Structures • A computer consists of three](https://reader030.vdocuments.mx/reader030/viewer/2022040119/5e70216db53598542d3674f9/html5/thumbnails/26.jpg)
Asynchronous Timing - Write
• Asynchronous –there is no clock
• Processor writes to memory
Spring 2016 CS430 - Computer Architecture 26