![Page 1: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/1.jpg)
![Page 2: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/2.jpg)
Agenda
• Programming FPGAs
• Why Are They Useful?
• NI FPGA Hardware
• Common Applications for FPGAs
• How to Learn More
![Page 3: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/3.jpg)
FPGA Technology
I/O Blocks
ProgrammableInterconnects
LogicBlocks
![Page 4: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/4.jpg)
FPGA Logic Implementation
AB
CD
FE
Implementing Logic on FPGA: F = {(A+B)CD} E
LabVIEW FPGA Code
![Page 5: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/5.jpg)
Demo
• Filter
![Page 6: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/6.jpg)
LabVIEW FPGA Code Abstraction
Counter Analog I/O I/O with DMA
LabVIEW FPGA VHDL ~4000 lines
![Page 7: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/7.jpg)
LabVIEW FPGA Module
• LabVIEW code is translated to hardware circuitry implemented on the FPGA
• Natural representation of FPGA logic
FPGA
![Page 8: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/8.jpg)
Demo
• Simple I/O
![Page 9: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/9.jpg)
Agenda
• Programming FPGAs
• Why Are They Useful?
• NI FPGA Hardware
• Common Applications for FPGAs
• How to Learn More
![Page 10: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/10.jpg)
Why Are They Useful?
• True Parallelism – Provides parallel tasks and pipelining
• High Reliability – Designs become a custom circuit
• High Determinism – Runs algorithms at deterministic rates down to 25 ns (faster in many cases)
• Reconfigurable – Create new and alter existing task-specific personalities
![Page 11: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/11.jpg)
AB
CD
FE
True Parallelism
YW X
Z
![Page 12: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/12.jpg)
High Reliability and Determinism
Hard
ware
Op
erating
System
Driver A
PI
Ap
plicatio
n S
oftw
are
Calcu
lation
Decision Making in Software
~25 ms
Response
Outputs
UUT
Multiple Software Layers
![Page 13: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/13.jpg)
High Reliability and Determinism
Hard
ware
Op
erating
System
Driver A
PI
Ap
plicatio
n S
oftw
are
Calcu
lation
25 ns*
Response
Outputs
UUT
Decision Making in Hardware
* Faster response for
80 and 120 MHz clocks Highest Reliability
Highest
Determinism
![Page 14: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/14.jpg)
Demo
• AI, AO, Custom Threshold logic
![Page 15: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/15.jpg)
From LabVIEW to Hardware
Translation Optimization Synthesis Bit Stream
VHDL Generation Analysis
Logic Reduction
Place and Route
Timing Verification
Generation
Download/Run
![Page 16: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/16.jpg)
Agenda
• Programming FPGAs
• What Are FPGAs and Why Are They Useful?
• NI FPGA Hardware
• Common Applications for FPGAs
• How to Learn More
![Page 17: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/17.jpg)
What Is RIO Technology?
• Use NI LabVIEW to design custom hardware circuitry with off-the-shelf devices
FPGA
![Page 18: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/18.jpg)
R Series Multifunction RIO
•General Purpose I/O for Measurement and Control
NI CompactRIO
•Industrial Control and Monitoring
NI SingleboardRIO
•Embedded Systems
NI FlexRIO
•Manufacturing Test and Design Validation
Other
•RIO IF Transceiver
•PCIe Framegrabbers
•Compact Vision System
NI LabVIEW FPGA Hardware Targets
![Page 19: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/19.jpg)
Agenda
• Programming FPGAs
• What Are FPGAs and Why Are They Useful?
• NI FPGA Hardware
• Common Applications for FPGAs
• How to Learn More
![Page 20: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/20.jpg)
Common Applications
• High-speed control
• Custom DAQ
• Digital communication protocols
• Sensor simulation
• Onboard processing and data reduction
![Page 21: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/21.jpg)
Common Applications
• High-speed control
• Custom DAQ
• Digital communication protocols
• Sensor simulation
• Onboard processing and data reduction
• Coprocessing
![Page 22: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/22.jpg)
High-Speed Control
About 200 kHz loop rate
![Page 23: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/23.jpg)
Common Applications
• High-speed control
• Custom DAQ
• Digital communication protocols
• Sensor simulation
• Onboard processing and data reduction
![Page 24: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/24.jpg)
Customize Your DAQ Device
• Custom timing & synchronization
• Multi-rate sampling
• Custom triggering
• Custom counters
• Flexible PWM
• Flexible encoder interface
![Page 25: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/25.jpg)
Custom Triggered Analog Input
![Page 26: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/26.jpg)
Common Applications
• High-speed control
• Custom DAQ
• Digital communication protocols
• Sensor simulation
• Onboard processing and data reduction
![Page 27: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/27.jpg)
Example – SPI
Digital Communication
![Page 28: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/28.jpg)
Common Applications
• High-speed control
• Custom DAQ
• Digital communication protocols
• Sensor simulation
• Onboard processing and data reduction
![Page 29: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/29.jpg)
Sensor Simulation and FPGA
• Fully customizable hardware – Many types of sensors
• Parallelism – Many sensors on chip with no interference
• Strict timing requirements – Deterministic or highly realistic
• Onboard processing – Engineering units to sensor signals
Sensor Signals
![Page 30: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/30.jpg)
Common Applications
• High-speed control
• Custom DAQ
• Digital communication protocols
• Sensor simulation
• Onboard processing and data reduction
![Page 31: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/31.jpg)
Onboard Processing and Data Reduction
Output
• DMA preprocessed data
• Streaming from input to output without host involvement
Processing
• Encoding/decoding
• Filtering/averaging
• Modulation/demodulation
• Decimation
• Stream processing
Built-In I/O
• Analog voltages
• Digital communications
• Sensor signals
InputProcess
DMA to Host
Output
![Page 32: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/32.jpg)
Intellectual Property (IP)
FFT
DC/RMS
Waveform Averaging
Digital filtering
Windowing
Resampling
![Page 33: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/33.jpg)
Math
Signal Processing
Data Manipulation and Transfer
RF and Communications
Digital Protocols
Data Acquisition
Signal Generation
Control
Sensor Simulation
ni.com/ipnet
LabVIEW FPGA IPNet
More than 200 IP cores and examples
![Page 34: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/34.jpg)
HDL-Based IP in LabVIEW FPGA
• HDL Interface Node
Inline HDL integration
• Component-Level IP Node
Parallel HDL integration
![Page 35: Agenda - aeaclubs.org · LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL ~4000 lines. LabVIEW FPGA Module •LabVIEW code is translated to hardware](https://reader033.vdocuments.mx/reader033/viewer/2022050510/5f9b13240a4e8a72025419b7/html5/thumbnails/35.jpg)
How to Learn More
ni.com/fpga ni.com/training
2 Day LabVIEW FPGA Module Course
Questions?