design synthesis and implementation for fpga using xilinx ise ™ v 1.0
TRANSCRIPT
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
1/45
Amrita
VishwaVidyapeetham
1
Design synthesis and implementation for FPGA using Xilinx ISE
Design synthesis and implementation for FPGA using Xilinx ISE
Prepared by
Vysakh P
Amrita School of Engineering
Under the Guidance of
Prof. Ramesh Bhakthavatchalu
Department of ECE
Amrita School of Engineering
Amrita Vishwa Vidyapeetham
VERSION 1.0
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
2/45
Amrita
VishwaVidyapeetham
2
Design synthesis and implementation for FPGA using Xilinx ISE
Step 1: Invoking the ISE project navigator:
Run: ISE in explorer
A Splash screen appears indicating the start o the navigator session.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
3/45
Amrita
VishwaVidyapeetham
3
Design synthesis and implementation for FPGA using Xilinx ISE
This is the first look of the Project navigator window
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
4/45
Amrita
VishwaVidyapeetham
4
Design synthesis and implementation for FPGA using Xilinx ISE
Step 2: Starting a new project:
Select : File -> New Project to start a new project
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
5/45
Amrita
VishwaVidyapeetham
5
Design synthesis and implementation for FPGA using Xilinx ISE
Enter the Project name, location and top level source type
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
6/45
Amrita
VishwaVidyapeetham
6
Design synthesis and implementation for FPGA using Xilinx ISE
Specify the Device properties
Refer to the inside of kit lid to get the required device properties of the kit you are using
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
7/45
Amrita
VishwaVidyapeetham
7
Design synthesis and implementation for FPGA using Xilinx ISE
Adding the Source:
If you already have a source file , (design/ test bench) skip to page no : 12
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
8/45
Amrita
VishwaVidyapeetham
8
Design synthesis and implementation for FPGA using Xilinx ISE
Choose your file type, insert the file name, verify the location and proceed
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
9/45
Amrita
VishwaVidyapeetham
9
Design synthesis and implementation for FPGA using Xilinx ISE
Specify the port and module names and directions in the module definition window. This will
include the post definition to the automatically generated HDL template
This step can be skipped to specify the port specifications in the design file.
To skip, press next without specifying the ports.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
10/45
Amrita
VishwaVidyapeetham
10
Design synthesis and implementation for FPGA using Xilinx ISE
Verify the summary of the template file that will be created and click Finish
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
11/45
Amrita
VishwaVidyapeetham
11
Design synthesis and implementation for FPGA using Xilinx ISE
Click yes if a confirmation to create directory is asked
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
12/45
Amrita
VishwaVidyapeetham
12
Design synthesis and implementation for FPGA using Xilinx ISE
If you already have a design file / test bench, add it in the Add existing source
window.
This appears either after adding new sources or skipping it.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
13/45
Amrita
VishwaVidyapeetham
13
Design synthesis and implementation for FPGA using Xilinx ISE
Verify the summary of the project that will be created and click Finish
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
14/45
Amrita
VishwaVidyapeetham
14
Design synthesis and implementation for FPGA using Xilinx ISE
Specify the file association type in the next window. Design files will be implementation and
test benches will be simulation type.
This is to be done for all the files that have been added into the design.
Give All to allow the tool to choose the t e of association.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
15/45
Amrita
VishwaVidyapeetham
15
Design synthesis and implementation for FPGA using Xilinx ISE
Step 3: Working with the Design.
The top module will be automatically identified and marked with the symbol.
Double clicking the design file name will open it in the right side window. It can be edited and
saved from there.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
16/45
Amrita
VishwaVidyapeetham
16
Design synthesis and implementation for FPGA using Xilinx ISE
Syntax check of the design file can be done with the Check Syntax option in the Synthesis XST
tree.
Ensure that the file to be checked is highlighted in the source window.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
17/45
Amrita
VishwaVidyapeetham
17
Design synthesis and implementation for FPGA using Xilinx ISE
A successful syntax check will display a next to the Syntax Check option,
In case there are errors, a will be displayed and the errors can be viewed in the errors tab of the
log window. Clicking on the error will highlight the error in the code window.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
18/45
Amrita
VishwaVidyapeetham
18
Design synthesis and implementation for FPGA using Xilinx ISE
To generate a test bench fo rhte design, right click the top module and click New Source. In case
there is already a test bench, click add source to browse for it.
Give association as Simulation while opening an existing test bench.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
19/45
Amrita
VishwaVidyapeetham
19
Design synthesis and implementation for FPGA using Xilinx ISE
Select the appropriate file type and give the file name.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
20/45
Amrita
VishwaVidyapeetham
20
Design synthesis and implementation for FPGA using Xilinx ISE
Verify the Association Source, the design for which you intent to generate the test bench
template. In case there is a mismatch, verify the file you highlighted and clicked during New
Source operation.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
21/45
Amrita
VishwaVidyapeetham
21
Design synthesis and implementation for FPGA using Xilinx ISE
Verify the parameters in the summary window.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
22/45
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
23/45
Amrita
VishwaVidyapeetham
23
Design synthesis and implementation for FPGA using Xilinx ISE
The Test bench (or any other simulation component) will not be visible in the source tree until
source category is changed to Behavioral Simulation
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
24/45
Amrita
VishwaVidyapeetham
24
Design synthesis and implementation for FPGA using Xilinx ISE
Highlight the required test bench to get the simulator options.
Click Behavioral Check Syntax to check for syntax errors in the test bench.
Model Sim simulator can also be integrated for call by specifying the simulator in device
properties window (Page 6)
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
25/45
Amrita
VishwaVidyapeetham
25
Design synthesis and implementation for FPGA using Xilinx ISE
Upon successful syntax check, click Simulate behavioral model to apply and run the test bench
vectors on the design
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
26/45
Amrita
VishwaVidyapeetham
26
Design synthesis and implementation for FPGA using Xilinx ISE
The simulation window opens, showing the resultant wave form. Extra nets, signals and registers
can be added from the Sim objects window by dragging and dropping the required signal.
Run time can be ad usted and reset from the tool bar.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
27/45
Amrita
VishwaVidyapeetham
27
Design synthesis and implementation for FPGA using Xilinx ISE
After completing the required test runs, change back to implementation mode.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
28/45
Amrita
VishwaVidyapeetham
28
Design synthesis and implementation for FPGA using Xilinx ISE
Highlight the top module and click Synthesize - XST in the process window.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
29/45
Amrita
VishwaVidyapeetham
29
Design synthesis and implementation for FPGA using Xilinx ISE
This synthesizes the design into a devise compatible form.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
30/45
Amrita
VishwaVidyapeetham
30
Design synthesis and implementation for FPGA using Xilinx ISE
Step 4: Implementing the Design.
The synthesized design is to be transferred into the device.
First step is to specify the pins to which the nets are connected. This is done using a User
Constraints File (UCF).
To add a UCF, right click on the top module and click New Source.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
31/45
Amrita
VishwaVidyapeetham
31
Design synthesis and implementation for FPGA using Xilinx ISE
Select Implementation Constraints File and specify the UCF file name.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
32/45
Amrita
VishwaVidyapeetham
32
Design synthesis and implementation for FPGA using Xilinx ISE
Verify file association details and click next.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
33/45
Amrita
VishwaVidyapeetham
33
Design synthesis and implementation for FPGA using Xilinx ISE
Highlight the UCF file and click Edit Constraints (text)
Give the pin mapping details for each net used in the design in the following syntax and save it.
net net_name loc = ppin_number
The pin number is to be finalized after referring to the kit documentation to see the device
available at the pin.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
34/45
Amrita
VishwaVidyapeetham
34
Design synthesis and implementation for FPGA using Xilinx ISE
Highlight the top module and click Implement design to perform the translation, mapping and
place & route of the design.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
35/45
Amrita
VishwaVidyapeetham
35
Design synthesis and implementation for FPGA using Xilinx ISE
Highlight the top module and click Generate Programming File to generate a bit file of the
implemented design.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
36/45
Amrita
VishwaVidyapeetham
36
Design synthesis and implementation for FPGA using Xilinx ISE
Step 5: Transferring the Design to the FPGA.
After successfully generating a bit file , begin XILINX impact by typing impact at the explorer
Run.
Click create a new project radio button and browse to the working folder.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
37/45
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
38/45
Amrita
VishwaVidyapeetham
38
Design synthesis and implementation for FPGA using Xilinx ISE
Specify the configuration file (.bit generated in the project directory upon implementing the
design. ) in the Assign New Configuration File window.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
39/45
Amrita
VishwaVidyapeetham
39
Design synthesis and implementation for FPGA using Xilinx ISE
Click yes in the following dialogue box stating a change in the device configuration, This is tocope with some minor tweaks in the kit.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
40/45
Amrita
VishwaVidyapeetham
40
Design synthesis and implementation for FPGA using Xilinx ISE
Click OK at the warning box stating a change of startup clock. This is to facilitate JTAGprogramming of the device.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
41/45
Amrita
VishwaVidyapeetham
41
Design synthesis and implementation for FPGA using Xilinx ISE
Now a JTAG Scan chain with the device in the kit will be displayed.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
42/45
Amrita
VishwaVidyapeetham
42
Design synthesis and implementation for FPGA using Xilinx ISE
Right Click on the device icon to get programming options. Click Program to transfer the bit
stream into the device.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
43/45
Amrita
VishwaVidyapeetham
43
Design synthesis and implementation for FPGA using Xilinx ISE
Click OK in the Programming Properties window.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
44/45
Amrita
VishwaVidyapeetham
44
Design synthesis and implementation for FPGA using Xilinx ISE
The bit stream will be transferred into the device, and the design will be functional in the FPGA
from this point.
-
8/14/2019 Design synthesis and implementation for FPGA using Xilinx ISE V 1.0
45/45
ishwaVidyapeetham
Design synthesis and implementation for FPGA using Xilinx ISE
To change the configuration file, right click on the window and select Assign New Configuration
File