design automation for rf system-on-package design using ltcc
TRANSCRIPT
1
Oct. 11, 2004 1
Design Automation for RF System-on-Package Design
using LTCC
• 盧信嘉 助理教授• [email protected]
• 台灣大學電子工程學研究所
Oct. 11, 2004 2
Outline
• What is RF-SoP? • LTCC • Basic building elements
– Lump elements– Distributed elements
2
Oct. 11, 2004 3
Outline (cont’)
• Design flow– Automatic Component Synthesis– Design Rule Check (DRC)– Layout vs. Schematic (LVS)
• Conclusion
Oct. 11, 2004 4
A PC-card WLAN card reference design
3
Oct. 11, 2004 5
Oct. 11, 2004 6
4
Oct. 11, 2004 7
RF-SoP approaches
• Replace discrete components with embedded ones for size and area reduction.
• Addition of more functional blocks, such as an antenna or filters to the module.
• Optimize performance by replacing on-chip passives with high-Q passives embedded in package.
Oct. 11, 2004 8
5
Oct. 11, 2004 9
Oct. 11, 2004 10
LTCC
• LTCC: low temperature cofire ceramic• Multi-layer, vias, blind vias, buried resistors• Metal: Cu, Ag, Au• Passive elements, transmission lines can be
placed inside or on surface of LTCC.• Active elements on surface
6
Oct. 11, 2004 11
Oct. 11, 2004 12
Making the tape
7
Oct. 11, 2004 13
Tile manufacture
Oct. 11, 2004 14
•Highly integrated LTCC components
8
Oct. 11, 2004 15
Basic building blocks
• Lump elements: – Capacitors– Inductors
Oct. 11, 2004 16
Multilayer inductors
9
Oct. 11, 2004 17
•One-port and two-port equivalent circuits for LTCC inductors.
Oct. 11, 2004 18
10
Oct. 11, 2004 19
Oct. 11, 2004 20
11
Oct. 11, 2004 21
Multilayer capacitors
• 0.49 fF/mil square for 3.6mil substrate
Oct. 11, 2004 22
•One-port and two-port equivalent circuits for LTCC capacitors.
12
Oct. 11, 2004 23
Design flow
• Substrate selection: cost, loss, process resolution …
• Specification participation• EM simulation of building elements• Circuit simulation and iteration with EM
simulation
Oct. 11, 2004 24
13
Oct. 11, 2004 25
Design flow (cont’)
• EM tools: – 2.5D: Sonnet, Agilent ADS Momentum,
Ansoft Designer, Zeland IE3D– 3D: Ansoft HFSS, XFDTD, Zeland Fidelity
• Circuit simulator: Agilent ADS, Microwave office, Cadence Spectre RF.
• DRC (Design Rule Check), LVS (Layout versus Schematic)
Oct. 11, 2004 26
Multilayer filter: image rejection for Bluetooth
14
Oct. 11, 2004 27
Oct. 11, 2004 28
15
Oct. 11, 2004 29
D inner=30mile D outer=72mile W=8mile
Oct. 11, 2004 30
Target value of 3D inductor
16
Oct. 11, 2004 31
3D structure
Oct. 11, 2004 32
Simulation result @ 4nH
17
Oct. 11, 2004 33
Design Rule Check (DRC)Via cover pad
(V2)Via to partedge spacing
(C2&C3)Conductor topart edge
(C1)Line spacing
(C1)Line width
(V4)Via cover pad toconductor spacing
(V1)Via pitch
Ground plane
(V7)Via size
(V9)Via cover paddiameter(cofired)
(C5)Via pass through largh area plane
Top view layout of LTCC design
Oct. 11, 2004 34
Design Rule Check (DRC)
Cross-Section of LTCC design
18
Oct. 11, 2004 35
Design Rule Check (DRC)
• Use the engine in Calibre or other IC DRC tools
• Rewrite the rule for LTCC process
Oct. 11, 2004 36
Layout vs. Schematic (LVS)
• Complex 3D structure• The designer have to modify the layout to
tune the performance.• It is highly possible to miss place vias or miss
some conductors in modification process.• The LVS checker must be able to correctly
correlate the modified physical layout to schematic
19
Oct. 11, 2004 37
Conclusion
• Design automation tool to reduce design time and human effort.
• Verification tool to increase yield and prevent design errors.
• Some EM feeling is required, but you do not have to solve Maxwell equation.