analyze-rtl linting 110615 - blue pearl software inc.bluepearlsoftware.com/files/analyze-rtl...

Analyze-RTL Linting™Solution Overview The Blue Pearl Software Suite is a set of analysis and debugging tools for IP and FPGA verification that finds: • RTL design errors and problems • Missing Clock Domain Crossing (CDC) synchronization • False and multi-cycle path timing exceptions Why Analyze-RTL Linting solution FPGAs routinely have millions of gates with memories, transceivers, third party IP and processor cores. Problems can be time consuming and complex to debug in the lab and through simulations. To reduce verification and debug times, designers need tools that can identify problems quickly before simulation and synthesis, and definitely before spending time in the lab. Features of Analyze-RTL Linting solution With Analyze-RTL Linting solution, designers can • Get effective and meaningful results quickly with tool Setup Wizard • Check IEEE Verilog/System Verilog & VHDL language specification compliance and syntax • Configure checks along with standard checks, STARC, RMM, and Xilinx UltraFast • Use the GUI to streamline debug; integrated RTL, schematics, and message viewer • Use easy debug message sorting, filtering and waiving to pinpoint problems • Automate flow with Command Line Interface (CLI), and re-usable message waiver file Debug Design Issues Quickly The Visual Verification Environment enables Analyze RTL solution users to debug design issues quickly using intelligent sorting and message filtering. • Low noise • Check customization for specific design style • Easy setup • Waiver migration

Upload: vandung

Post on 08-Jun-2018

228 views

Category:

Documents

0 download

Report

Download

Embed Size (px):

TRANSCRIPT

Page 1: Analyze-RTL Linting 110615 - Blue Pearl Software Inc.bluepearlsoftware.com/files/Analyze-RTL Linting_110615.pdfAnalyze-RTL Linting Solution Overview • The Blue Pearl Software Suite

Analyze-RTLLinting™Solution

Overview

TheBluePearlSoftwareSuiteisasetofanalysisanddebuggingtoolsforIPandFPGAverificationthatfinds:

• RTLdesignerrorsandproblems• MissingClockDomainCrossing(CDC)synchronization• Falseandmulti-cyclepathtimingexceptions

WhyAnalyze-RTLLintingsolution

FPGAsroutinelyhavemillionsofgateswithmemories,transceivers,thirdpartyIPandprocessorcores.Problemscanbetimeconsumingandcomplextodebuginthelabandthroughsimulations.Toreduceverificationanddebugtimes,designersneedtoolsthatcanidentifyproblemsquicklybeforesimulationandsynthesis,anddefinitelybeforespendingtimeinthelab.

FeaturesofAnalyze-RTLLintingsolution

WithAnalyze-RTLLintingsolution,designerscan

• GeteffectiveandmeaningfulresultsquicklywithtoolSetupWizard

• CheckIEEEVerilog/SystemVerilog&VHDLlanguage

specificationcomplianceandsyntax• Configurechecksalongwithstandardchecks,STARC,

RMM,andXilinxUltraFast

• UsetheGUItostreamlinedebug;integratedRTL,schematics,andmessageviewer

• Useeasydebugmessagesorting,filteringandwaivingtopinpointproblems

• AutomateflowwithCommandLineInterface(CLI),andre-usablemessagewaiverfile

DebugDesignIssuesQuickly

TheVisualVerificationEnvironmentenablesAnalyzeRTLsolutionuserstodebugdesignissuesquicklyusingintelligentsortingandmessagefiltering.

• Lownoise• Checkcustomizationforspecificdesignstyle• Easysetup• Waivermigration

Page 2: Analyze-RTL Linting 110615 - Blue Pearl Software Inc.bluepearlsoftware.com/files/Analyze-RTL Linting_110615.pdfAnalyze-RTL Linting Solution Overview • The Blue Pearl Software Suite

FiniteStateMachineAnalysis

Ratherthanwritingexhaustivesimulationtestbenchestovalidatetheirfinitestatemachines(FSMs),designerscanusetheFSManalysiscapabilitywithinAnalyze-RTLLintingsolution. Withminimaleffort,designerscan

• ExtractFSMsfromtheirRTL• Finddeadorunreachablestates• Generateeasytoreadbubblediagramstobetter

visualizeFSMs

RTLChecksforHighSpeedDesigns

ItisimportanttofindasearlyaspossibleRTLcodingthatpreventsthedesignfromgettingdesiredspeed.FPGAs,becauseoftheirmoreconstrainedfabricthanASIC,certaintypeofstructurescausesslowdown.Ratherthanwaitforsynthesisorstatictiminganalysisresults,Analyze-RTLLintingsolutionuserscaneasilyidentify:

• Highfanoutnets• Deepnested“if-then-else”statements• Highlevelsoflogicpaths• Resetmethodology,Async/sync

Contactus:www.bluepearlsoftware.com+1(408)[email protected]

Pearl - Exhibition Sys€¦ · Pearl Burgundy Ultra Red Pearl Orange Yellow Pearl Beige Pearl Shamrock Green Silver Blue Ice Blue Pearl Evergreen Pearl Navy Blue Royal Blue Pearl

Yan Wu, Tao Yang, Junqiao Zhao , Linting Guan and Wei Jiang · Yan Wu, Tao Yang, Junqiao Zhao , Linting Guan and Wei Jiang Abstract—The automatic parking is being massively devel-oped

RTL CodingGuide

Seenomaly: Vision-Based Linting of GUI Animation Effects ... · Seenomaly: Vision-Based Linting of GUI Animation Effects Against Design-Don’t Guidelines ICSE ’20, May 23–29,

LINTING OF FILLER IN THE OFFSET PRINTING PROCESSusers.monash.edu.au/~batchelo/Thesis/S_Rand_thesis_Chap_1_and_2… · 1 LINTING OF FILLER IN THE OFFSET PRINTING PROCESS This Minor

RTL Design RTL Overview

VVV validation and linting tool

LINTING OF FILLER IN THE OFFSET PRINTING PROCESS · 2017-08-27 · - 4 - SUMMARY The aim of this project is to predict the filler linting propensity of newsprint by the following

Verification Tools. Linting Tools Simulators Third Party Models Waveform Viewers Code Coverage Verification Languages (Non-RTL) Revision Control Issue

Sky Pearl Sage Pearl Snow Flurry Latte Pearl Grey Fogbound ....… · White Pearl. Sky Pearl Sage Pearl. Amber Pearl Alpine White. Snow Flurry Latte. Forest Fern Denim Moss. Pearl