an19 - silicon labs
TRANSCRIPT
Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • [email protected] • www.skyworksinc.comRev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 10, 2021
AN19
SILICON DAA LAYOUT GUIDELINES
1. Description
The Si3034/35/36/38/44/46/48 chipsets provide a veryhigh level of integration for modem designs. Integrationof the analog front end (AFE) and hybrid, and theremoval of the transformer, relays, and opto-couplersreduces the layout effort considerably. SkyworksSolutions’ DAA chipset consists of two devices—theDSP-side and the line-side. When designing with theSi3034/35/36/38/44/46/48, there are several layoutguidelines that will assist the designer in attainingtelecom, safety, and EMC approvals.
This document is divided into six main sections:operational items, analog performance related items,EMC items, safety items, assembly items, and thermalconsiderations. Operational items are defined as thoseitems that must be followed to ensure functionality of thesolution. Analog performance related items are layoutrecommendations that are pertinent to the analogperformance of the solution. EMC items are those itemsthat will affect the emissions/immunity performance ofthe solution. Safety items are layout issues that could
impact safety requirements of a particular modemsolution. Assembly items are items that should be notedto assist in assembly of the solution. Thermalconsiderations are those items that may affectoperational performance due to extreme temperatures.
2. Operational Guidelines
Figures 11–14, on pages 11–14, show the typicalapplication circuits for the DAA section. Figure 1 depictsthe placement of the chipset, some of the major discretecomponents, and the RJ11 connector. Note theplacement of the Si302x (DSP-side chip) and theSi301x (line-side chip). Aligning these devices so thatpins 9–16 of the DSP-side chip face pins 1–8 of the line-side chip will aid in following some of the more specificlayout guidelines. Utilizing this placement will also allowthe design to closely resemble the Skyworks Solutions’example layout, enabling the designer to directly followthese guidelines.
Figure 1. Chipset Diagram
DSPSide
Device
C4
C1
LineSide
Device
DiodeBridge
D1/D2
C24 C25
L1
L2
FB1
FB2
RJ11RV1
2.5 mm spacing requirement between TNV (line side)component and any SELV (digitally grounded) component.
Additional 2.0 mm spacingrequirement when using L1and L2 within TNV circuit.
+
–
AN19
2 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • [email protected] • www.skyworksinc.comRev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 10, 2021
2.1. Si3021/24/25 Layout RequirementsThe primary layout considerations for the DSP-side chip(U1) are the placement of the bypass capacitors (C3and C10) and, if implemented, the filter resistor (R3) forthe power supply pins. Capacitors C3 and C10 are thebypass capacitors for VA and VD, respectively. A 0.1 µFcapacitor provides sufficient bypassing. However, forimproved surge immunity the capacitor on VA should be0.22 F and be used in conjunction with the 5.6 V zenerdiode (Z4). If both VA and VD are derived from the same5 V supply, it is recommended that R3 be used toprovide a low-pass filter for VA. For separate supplies, itis assumed the VA supply is a low-noise supply. R3 maystill be used in this case to provide local filtering of theVA supply pin. The typical operating current of the VAsupply pin is 1 mA. A 10 resistor with C3 will provide alow pass corner frequency of 725 kHz, while onlyreducing the supply to VA by 10 mV. If the powersupplied to U1 is 3.3 V, the charge pump internal to U1must be used to power VA. In this case, R3 should beremoved, and the VA pin should only be connected toC3.
Figure 2 shows a typical placement of C3 and C10. Thehardware designer should focus on minimizing thelength of the C3 connection between the VA and GNDpins and the length of the C10 connection between theVD and GND pins on U1.
Figure 2. C3 and C10
2.2. Si3024/25 Crystal Layout Require-ments
The Si3024/25 incorporates a crystal interface forcreating a 24.576 MHz master clock. The Si3024/25uses the master clock when the device is configured forprimary mode. For designs that use a 24.576 MHzcrystal as shown in Figure 3, the following layoutguidelines should be followed:
The loop formed by XIN (pin 1), Y1, and XOUT (pin 2) should be minimized and routed on one layer of the PCB.
The loop formed by Y1, C34, and C35 should be minimized and routed on one layer of the PCB.
The route from GND (pin 12) to C34 and C35 should be as direct as possible and, if feasible, on one layer of the PCB.
These guidelines will also help minimize issues withemissions. An example layout is shown in Figure 4.
Figure 3. Crystal Circuit
Figure 4. Routing Y1 to U1
C34
C35
Si3024/25
XIN
XOUT
GND
1
2
12
Y1
AN19
Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • [email protected] • www.skyworksinc.com 3Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 10, 2021
2.3. Si3012/14/15 Layout RequirementsFor the line-side chip (U2), the primary layoutconsiderations are the placement and routing of C6, C9,C16, D1, D2, and RV2.
Capacitors C6 and C16 provide regulation of thesupplies powering U2. The loop formed by C6 to pins 3and 9 and the loop formed by C16 to pins 3 and 10should be made as small as possible. Figure 5 showsan example of how to minimize these loops. The traceback to pin 3 is thicker because multiple loops use thispath. The thicker trace has a lower impedance, whichlessens the effect of multiple currents in that trace.
Capacitor C9, dual diodes D1 and D2, and the MOVRV2 form a loop that should be minimized. C9 performsa low pass filter function on the transmit and receivesignals. The inductance in the loop from C9 to the diodebridge (D1 and D2) can affect the ability of C9 tosuppress out-of-band energy. See Figure 6 on page 4for a layout example.
2.4. Si3014/15 Layout RequirementsThe placement of capacitors C12 and C13 is importantbecause these components are in high gain loops.Noise in these loops may affect the signals at TIP andRING. The loop formed from pin 15 through C12 to pin 1(QE2) and the loop formed from pin 16 though C13 topin 1 should be routed as short as possible. Figure 5illustrates an example of these loops. Also, the tracefrom Q4 pin 3 (emitter) should connect directly to theQE2 pin and should not share the same route as theC12 and C13 capacitors to QE2.
Figure 5. Routing C6, C16, C12, C13, Q4, R2, and R11
3. Analog Performance
The components on the line side of the DAA arecomposed of a small digital interface section (capacitorbarrier interface, converters, and control logic), and theremaining components are used for either analogcircuits (hybrid, dc impedance, ac impedance, ringerimpedance, etc.) or safety and EMC (surge protector,ferrite beads, EMC capacitors, etc.).
Routing all traces in the DAA section with 15 mil orgreater traces when possible will ensure high overallanalog performance of the silicon DAA. Furthermore,the DAA section should not use a ground plane for theIGND signal; instead the IGND signal should be routedusing a 20 mil trace. Thermal considerations may alsobe affected by the size of the IGND trace. See "ThermalConsiderations" on page 6.
3.1. Si3014/15 Analog PerformanceAfter placing C6, C12, C13, and C16, the designershould focus on placing R11 and routing the trace fromQ4 pin 3 to U2 pin 1 using as small a loop as possible toensure good analog performance. Due to the relativelyhigh current that can flow in the trace from Q4 pin 3 toU2 pin 1, this trace should be routed separately from thetrace coming from C12 and C13 to pin 1. This willensure that the current from Q4 will not affect thesensitive C12 and C13 loops. Figure 5 illustrates anexample of the placement and routing of R11, Q4, andU2.
3.2. Si3012 Analog PerformanceAfter placing C6 and C16, the designer should focus onplacing R2. When the DAA is off-hook, excess dccurrent flows through R2. Due to high current, it isimportant that the IGND trace from R2 be sufficientlywide when other components are connected to the traceas shown in Figure 5.
4. EMC
Several sources conduct or radiate EMC from/toelectronic apparatus. Among these are the following:
Antenna loops formed by ICs and their decoupling capacitors
PC-board traces carrying driving and driven-chip currents
Common impedance coupling and crosstalk
To minimize EMC-related problems, all extraneoussystem noise and the effects of parasitic PC-board traceantennas must be reduced. Employment of an effectivesystem shielding may also be necessary. The followingsection discusses how to minimize the EMC problemsthat can occur on the DAA design.
AN19
4 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • [email protected] • www.skyworksinc.comRev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 10, 2021
Capacitors C1, C2, C4, and C9 provide the path for theISOcap™ currents. The typical application schematicrecommends that C2 not be installed. If C2 is notinstalled, the ISOcap current flows in the followingmanner:
1. From pin 11 of the Si3021/24/25 (U1)
2. Across C1 to pin 4 of the Si3012/14/15 (U2)
3. From pin 4 to pin 3 of U2
4. To C9
5. Across C9 to C4
6. And finally, across C4 to pin 12 of U1
Because the ISOcap signal operates around 2 MHz, it isimportant to keep the path of the signal as small aspossible (see Figure 6).
Figure 6. ISOcap™ Interface and Diode Bridge
Short, direct routes using thick 20 mil minimum traces,should be used to connect the ISOcap capacitors totheir respective pins. The GND side of these capsshould be connected directly to the GND pin (pin 12) onthe Si3021/24. The IGND side of C2 should connectdirectly to the IGND pin of the Si3012/14/15. It isacceptable to use a long trace to connect C4 to the Q1pin 3 node, as long as there is an IGND trace thatfollows the C4 to Q1 trace.
For those designs that exhibit emission problemsrelated to the ISOcap interface, the C30 capacitor maybe installed. C30 will shunt some of the high frequencyenergy and reduce emissions due to the harmonics ofthe ISOcap link.
FB1, FB2, RV1, C24, C25, C31, and C32, and ifimplemented, a fuse should be placed as close aspossible to the RJ11 as shown in Figure 7. It isimportant for the routing from the RJ11 connectorthrough the ferrite beads FB1 and FB2 to be wellmatched. The routing to C24 and C25 should also bewell matched. The distance from the TIP and RINGconnections on the RJ11 through the EMC capacitorsC24 and C25 to chassis ground should be kept as shortas possible. If possible, the routing through the ringer
network to the line-side device pin 5 and pin 6 shouldalso be well matched as shown in Figure 8.
Figure 7. RJ11
Figure 8. Ringer Network
Routing all the connections from RJ11 to FB1, FB2,RV1, C24, C25, C31, C32, and F1 using a 20 mil tracewill improve the EMC performance of the solution.
Good general design practices should be followed toimprove the EMC performance of the solution. Thisincludes laying out the digital ground plane as small aspossible and rounding off the corners. Placing seriesresistors on the clock signals near their source andensuring that the traces from oscillators or crystals aremade as short as possible will contribute to the overallemissions performance of the solution.
When using the Skyworks Solutions DAAs in unearthedsystems, the designer should consider making somemodifications to prevent common mode 50/60 Hzsignals from entering the signal path. In an unearthedsystem, a large 50/60 Hz signal can be present
AN19
Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • [email protected] • www.skyworksinc.com 5Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 10, 2021
between IGND (line-side pin 3) and DGND (digital-sidepin 12). This signal is often as large as 50 VRMS.
The primary consideration is to use well-matchedcapacitors which bridge the telephone network voltage(TNV) to the safety extra-low voltage (SELV). C1 shouldmatch C4, and C24 should match C25. Matching shouldbe within 10%. To the extent that C1 and C24 does notequal C4 and C25, there will be a common mode todifferential conversion of the 50/60 Hz signal. Typicalcommon mode rejection of the 50/60 Hz signal is betterthan 95 dB.
A secondary consideration is capacitive coupling fromDGND (SELV) to nodes on the line-side (TNV) circuitry.The most prevalent system design where capacitivecoupling occurs is in mini PCI and MDC designs.However, this coupling always exists and can have anoticeable effect on analog performance when SELV isphysically close to TNV.
For safety considerations, Skyworks Solutionsrecommends 3 mm spacing between TNV and SELV(international minimum is 2.5 mm). However, there arethree nodes on the line side which require specialconsideration to insure robust analog performance inunearthed systems:
RX pin on Si3012/14/15
FILT pin on Si3014/15
FILT2 pin on Si3014/15
For these pins and the traces that connect to these pins,the following guidelines should be followed:
Whenever possible, keep at least a 5 mm distance between these nodes and SELV.
An IGND guard ring can be used on the board level. This IGND guard ring should be inserted between SELV and the nodes listed above. For FR4 board material, the IGND guard can be placed on any layer. Optimal placement would be for the IGND guard ring to be on the same layer as the nodes listed above. This guard ring allows SELV to couple into IGND rather than the nodes listed above.
For designs (e.g., MDC, mini PCI designs) which have TNV circuitry in close proximity (< 5 mm) to a SELV plane, a Faraday shield can be used to protect against coupling. This coupling occurs through air between the SELV plane and the TNV nodes described above. A small IGND shield can be placed between the TNV nodes and the SELV plane. This plane allows the SELV to couple into IGND rather than the TNV nodes.
5. SafetyThe layout of the modem circuitry, in particular the areaof the circuit that is exposed to telephone networkvoltages (TNV), is subject to many safety complianceissues. Skyworks Solutions recommends that allcustomers consult with their safety expert or consultanton the various regulations that could impact theirdesigns. Application note “AN17: Designing forInternational Safety Compliance” discusses the detailsof safety. Contact your Skyworks Solutionsrepresentative to obtain a copy of this document. Itcontains helpful information regarding multiple safetyissues. One of the most critical layout issues that relatesto safety is to ensure that a minimum 2.5 mm (3 mmpreferable) or 100 mil space is provided between safetyextra low voltage (SELV) and TNV circuitry. Designsrequiring 5 kV isolation between TNV and SELV shoulduse 5 mm minimum spacing.
When L1 and L2 are included in the DAA, the spacingrequirements between the TNV circuit and SELV needsto be increased from 2.5 mm to 3.5 mm. This increasedspacing requirement compensates for the secondarypeaking effects during longitudinal surges resulting fromthe addition of L1 and L2. Refer to Figure 1.
In addition to the increased spacing requirementbetween TNV and SELV, there is a second spacingrequirement within the TNV circuit. During surge events,the voltage across the L1 and L2 inductors can besufficient to create arcing to nearby TNV nodes. Toprevent arcing, it is recommended the opposingterminals of the L1 and L2 inductors be isolated fromeach other by 2.0 mm. Thus, the nodes correspondingto RV1, FB1, FB2, RJ11, and one terminal of L1/L2,should be isolated by 2.0 mm from nodes that connectto the other terminal of L1/L2. Refer to Figure 1.
6. AssemblyThere are several steps that can be taken in layout toensure that the assembly process goes smoothly. Forexample, an assembly-related error is to install thepolarized capacitors with the polarity backwards. Thiscan be prevented by stenciling the board with a plussign on the correct side of C12, C14, and C5 to indicatethe proper orientation for the polarized capacitors. Also,indicating pin 1 on the board with a stencil markingimproves the chances that the integrated circuits will beinstalled correctly. Thought should also be given tousing several footprints for a given component to allowfor multiple vendor choices. Popular components usingmultiple footprints are C1, C2, C4, C12, C24, C25, C31,C32, F1, and Z1. Taking these basic steps will assist inthe assembly process and ease future troubleshooting.
AN19
6 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • [email protected] • www.skyworksinc.comRev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 10, 2021
7. Thermal ConsiderationsWhen using the Si3034/44 or Si3038/48 chipset incommon applications, there are several thermalconsiderations that should be taken into account. Thesethermal considerations will ensure that the device is notoperating outside of the recommended operatingconditions, thus protecting the device from possibledegradation.
On small form factor printed circuit board (PCB)designs, the ability of the PCB to dissipate heatbecomes a very important design consideration. Thesesmall designs will require additional mechanisms toremove the heat from the Si3014/15. For applications
with a PCB area of less than approximately 3000 mm2,thermal design rules should be applied. These designrules can be found in Skyworks Solutions’ applicationnote entitled “Thermal Considerations for Applicationsusing the Si3034, Si3038, and Si3044” (AN21).
8. Check List
Tables 1 and 2 one pages 6 and 9 are check lists thatthe designer can use during layout. The items markedas required should be taken into consideration first.
Table 1. Si3034/35/44 Check List
# Layout Items Required
Operational Items
1 Small loop from C3 (and R3) to U1 pin 13 and pin 12 Yes
2 Small loop from C10 to U1 pin 4 and pin 12 Yes
3 Small loop from C6 to U2 pin 9 and pin 3 Yes
4 Small loop from C16 to U2 pin 10 and pin 3 Yes
5 Small loop from C12 to U2 pin 15 and pin 1 Yes
6 Small loop from C13 to U2 pin 16 and pin 1 Yes
22 Copper pad heat sink is at least 0.08 sq. in. for Q4. Yes
Analog Performance
7 Small loop from R11 to U2 pin 11 and pin 3 Yes
8 Separate trace from Q4 pin 3 to U2 pin 1 than the trace from C12 and C13 to U2 pin 1 Yes
9 Minimum of 15 mil traces in DAA section
10 Minimum of 20 mil trace for IGND
11 No ground plane in DAA section Yes
n/a > 5 mm spacing between SELV and TNV nodes (RX, FILT, FILT2) Yes
n/a IGND guard ring to protect TNV nodes (RX, FILT, FILT2) Yes
AN19
Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • [email protected] • www.skyworksinc.com 7Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 10, 2021
n/a IGND Farady shield to protect TNV nodes (RX, FILT, FILT2) Yes
EMC Items
12 Small loop formed between U1, U2, C1, C2, and C4. Yes
13 Minimum of 20 mil trace from U1 to C1, C2, and C4 and from U2 to C1 and C2
14 FB1, FB2, and RV1 placed as close as possible to the RJ11 Yes
n/a Routing from TIP and RING of the RJ11 through F1 to the ferrite beads is well matched Yes
16 Distance from TIP and RING through EMC capacitors C24 and C25 to Chassis Ground is short
Yes
17 C9 is located near C4
n/a C4 is located with C2 between U1 and U2
18 Minimum of 20 mil trace from RJ11 to FB1, FB2, RV1, C24, C25, C31, C32, and F1
19 Routing of TIP and RING signals from the RJ11 through the ringer networks to U2 pin 5 and pin 6 is well matched
20 Trace from D1 & D2 to IGND and to C4–C9 node is well matched and forms a small loop.
21 DGND return paths for C10 and C3 should be on component side.
n/a Digital Ground plane is made as small as possible
n/a Ground plane has rounded corners
n/a Series resistors on clock signals are placed near source
Safety Items
23 Additional 2 mm spacing for inductors (if necessary)
24 Minimum 2.5 mm (100 mils) between SELV and TNV (3.0 mm or higher recommended, see "Safety" section)
Yes
n/a Space for fire enclosure
Assembly Items
26 Polarity for C5 is negative side connects with U2 pin 14
27 Polarity for C12 is negative side connects with U2 pin 15
n/a Polarity for C14 is negative side connects with U2 pin 3 (IGND)
n/a Pin 1 marking for U1 and U2
Table 1. Si3034/35/44 Check List (Continued)
# Layout Items Required
AN19
8 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • [email protected] • www.skyworksinc.comRev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 10, 2021
FB
1,
FB
2,
C2
4,
C2
5,
C3
1,
C3
2m
ust
be
pla
ce
dn
ea
rR
J1
1ja
ck.
Min
imiz
eT
IP,
FB
2,
C2
4,
C2
5,
C3
1,C
32
,F
B1
,L
1,
L2
,R
ING
loo
p.
Z4
Z4
C3
2
C3
1
L2 L1
Ad
ditio
na
lsp
acin
gm
ay
be
ne
ce
ssa
ryfo
rL1
an
dL
2
Fig
ure
9.S
i303
4/35
/44
Lay
ou
t G
uid
elin
es
AN19
Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • [email protected] • www.skyworksinc.com 9Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 10, 2021
Table 2. Si3036/38/48 Check List
# Layout Items RequiredOperational Items
1 Small loop from C3 to U1 pin 13 and pin 12 Yes2 Small loop from C10 to U1 pin 4 and pin 12 Yes3 Small loop from C6 to U2 pin 9 and pin 3 Yes4 Small loop from C16 to U2 pin 10 and pin 3 Yes5 Small loop from C12 to U2 pin 15 and pin 1 Yes6 Small loop from C13 to U2 pin 16 and pin 1 Yes22 Copper pad heat sink is at least 0.08 sq. in. for Q4. Yes
Analog Performance7 Small loop from R11 to U2 pin 11 and pin 3 Yes8 Separate trace from Q4 pin 3 to U2 pin 1 than the trace from C12 and C13 to U2 pin 1 Yes9 Minimum of 15 mil traces in DAA section10 Minimum of 20 mil trace for IGND11 No ground plane in DAA section Yesn/a > 5 mm spacing between SELV and TNV nodes (RX, FILT, FILT2) Yesn/a IGND guard ring to protect TNV nodes (RX, FILT, FILT2) Yesn/a IGND Farady shield to protect TNV nodes (RX, FILT, FILT2) Yes
EMC Items12 Small loop formed between U1, U2, C1, C2, and C4. Yes13 Minimum of 20 mil trace from U1 to C1, C2, and C4 and from U2 to C1 and C214 FB1, FB2, and RV1 placed as close as possible to the RJ11 Yesn/a Routing from TIP and RING of the RJ11 trough F1 to the ferrite beads is well matched Yes
16Distance from TIP and RING through EMC capacitors C24 and C25 to Chassis Ground is short Yes
17 C9 is located near C4n/a C4 is located with C2 between U1 and U218 Minimum of 20 mil trace from RJ11 to FB1, FB2, RV1, C24, C25, C31, C32, and F1
19Routing of TIP and RING signals from the RJ11 through the ringer networks to U2 pin 5 and pin 6 is well matched
20 Trace from D1 & D2 to IGND and to C4–C9 node is well matched and forms a small loop.21 DGND return paths for C10 and C3 should be on component side.28 Traces from oscillators or crystals are made as short and direct as possiblen/a Digital Ground plane is made as small as possiblen/a Ground plane has rounded cornersn/a Series resistors on clock signals are placed near source
Safety Items23 Additional 2 mm spacing for inductors (if necessary)
24Minimum 2.5 mm (100 mils) between SELV and TNV (3.0 mm or higher recommended, see "Safety" section) Yes
n/a Space for fire enclosureAssembly Items
26 Polarity for C5 is negative side connects with U2 pin 1427 Polarity for C12 is negative side connects with U2 pin 15n/a Polarity for C14 is negative side connects with U2 pin 3 (IGND)n/a Pin 1 marking for U1 and U2
AN19
10 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • [email protected] • www.skyworksinc.comRev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 10, 2021
FB
1,F
B2,C
24,C
25,C
31,C
32
mustbe
pla
ced
near
RJ1
1ja
ck.
Z4
Z4
Must
min
imiz
eU
1-4
,
C1
0a
nd
U1
-12
loo
p.
C3
5C
34
Y1
The
loo
pfo
rme
db
yX
IN,Y1
and
XO
UT
sho
uld
be
min
imiz
ed
and
route
do
no
ne
laye
r.
The
loo
pfo
rme
db
yY1
,C
34
,a
nd
C3
5sh
ould
be
min
imiz
ed
and
route
do
no
ne
laye
r.
C32
C31
L2
L1
Additio
nalspacin
gm
ay
be
necessary
for
L1
and
L2
Min
imiz
eT
IP,F
B2
,C
24
,C
25
,C
31,C
32,F
B1,L1,L2,R
ING
loop.
Fig
ure
10.S
i303
6/38
/48
Lay
ou
t G
uid
elin
es
AN19
Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • [email protected] • www.skyworksinc.com 11Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 10, 2021
R19
C25
+C
14
R15
R17
U2
Si3
012/4
1 2 3 4 5 6 7 8910
11
12
13
14
15
16
TS
TA
/QE
2T
ST
B/D
CT
IGN
DC
1B
RN
G1
RN
G2
QB
QE
VR
EG
NC
/VR
EG
2N
C/R
EF
DC
T/R
EX
T2
RE
XT
RX
NC
/FIL
TT
X/F
ILT
2
R21
R28
+C
23
M0
L1
De
co
up
lin
gca
pfo
rU
1V
D
R10
No
te1
:T
his
de
sig
nta
rge
tstw
ob
asic
bu
ild
s:
-A
nF
CC
an
dJA
TE
co
mp
lia
nt
de
sig
nu
sin
gth
eS
i30
35
ch
ipse
t.
-A
wo
rld
wid
ed
esig
nu
sin
gth
eS
i30
34
ch
ipse
t.
R6
C7
Z5
RG
DT
b
C4
C19
C24
C2
No
te4
:S
ee
"Billin
gTo
ne
De
tectio
n"
se
ctio
nfo
ro
ptio
na
lb
illin
gto
ne
filte
r(G
erm
an
y,
Sw
itze
rla
nd
,S
ou
thA
fric
a).
R18
No
te6
:F
or
Si3
03
5d
esig
ns
R2
9is
po
pu
late
dw
ith
a0
oh
mre
sis
tor
an
dR
30
isn
ot
insta
lle
d.
Fo
rS
i30
34
de
sig
ns
R2
9is
no
tin
sta
lle
d
an
dR
30
isp
op
ula
ted
with
a0
oh
mre
sis
tor.
D1
C18
MC
LK
R5
D2
R8
+C
12
De
co
up
lin
gca
pfo
rU
1V
A
SD
O
Q1
C8
L2
R29
C10
R13
R22
R9
Q2
TIP
FB
1
VC
C
D3
BA
V99
+
C5
R27
SD
I
Q3
C9
Z1
SOIC
Pinout
R23
C29
C6
Z4
C1
C32
FC
SC
LK
C30
R12
AO
UT
C13
C16
D4
BA
V99
M1
RE
SE
Tb
R16
R30
C20
SeeNote7
No
te2
:R
12
,R
13
an
dC
14
are
on
lyre
qu
ire
dif
co
mp
lex
AC
term
ina
tio
nis
use
d(A
CT
bit
=1
).
RV
2
C3
RV
1
R11
C11
SeeNote6
R3
10
R4
R24
C28
U1
Si3
021
1 2 3 4 5 6 7 8910
11
12
13
14
15
16
MC
LK
FS
YN
CS
CLK
VD
SD
OS
DI
FC
RE
SE
TA
OU
TM
1C
1A
GN
DV
AM
0R
GD
TO
FH
K
FB
2
No
te5
:S
ee
Ap
pe
nd
ixfo
ra
pp
lica
tio
ns
req
uirin
gU
L1
95
03
rde
ditio
nco
mp
lia
nce
.
C22
RIN
G
R2
No
te3
:S
ee
"Rin
ge
rIm
pe
da
nce
"se
ctio
nfo
ro
ptio
na
lC
ze
ch
Re
pu
blic
su
pp
ort
.
Q4
No
te7
:P
lea
se
refe
rto
Ap
pe
nd
ixB
for
info
rma
tio
nre
ga
rdin
gL
1a
nd
L2
.
R7
C31
No
Gro
un
dP
lan
eIn
DA
AS
ectio
n
OF
HK
bR
1
FS
YN
Cb
Fig
ure
11.S
i303
4/35
Typ
ical
Ap
plic
atio
n D
iag
ram
AN19
12 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • [email protected] • www.skyworksinc.comRev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 10, 2021
C2
R30
SD
ATA
_IN
C20
Z4
R11
FB
1
R12
C32
R28
+ C5
U2
Si3
012/4
1 2 3 4 5 6 7 8910
1112
13
14
15
16
TS
TA/Q
E2
TS
TB
/DC
TIG
ND
C1B
RN
G1
RN
G2
QB
QE
VR
EG
NC
/VR
EG
2N
C/R
EF
DC
T/R
EX
T2
RE
XT
RX
NC
/FIL
TT
X/F
ILT
2
See
Note
6
R24
R23
RV
2
Q2
R8
C31
FB
2
R2
BIT
CLK
C29
R16
No
te1
:T
his
de
sig
nta
rge
tstw
ob
asi
cb
uild
s:
-A
nF
CC
an
dJA
TE
com
plia
nt
de
sig
nu
sin
gth
e
Si3
03
6ch
ipse
t.
-A
wo
rld
wid
ed
esi
gn
usi
ng
the
Si3
03
8ch
ipse
t.
No
te2
:R
12
,R
13
an
dC
14
are
on
lyre
qu
ire
dif
com
ple
xA
Cte
rmin
atio
nis
use
d(A
CT
bit
=1
).
No
te3
:S
ee
"Rin
ge
rIm
pe
da
nce
"se
ctio
nfo
r
op
tion
alC
zech
Re
pu
blic
sup
po
rt.
No
te4
:S
ee
"Bill
ing
Ton
eD
ete
ctio
n"
sect
ion
for
op
tion
alb
illin
gto
ne
filte
r(G
erm
an
y,S
witz
erla
nd
,
So
uth
Afr
ica
).
No
te5
:S
ee
Ap
pe
nd
ixA
for
ap
plic
atio
ns
req
uirin
g
UL
19
50
3rd
ed
itio
nco
mp
lian
ce.
No
te6
:F
or
Si3
03
6d
esi
gn
sR
29
isp
op
ula
ted
with
a0
oh
mre
sist
or
an
dR
30
isn
ot
inst
alle
d.
Fo
r
Si3
03
8d
esi
gn
sR
29
isn
ot
inst
alle
da
nd
R3
0is
po
pu
late
dw
itha
0o
hm
resi
sto
r.
No
te7
:R
efe
rto
Ap
pe
nd
ixB
for
info
rma
tion
reg
ard
ing
L1
an
dL
2.
See
Note
7
ID1#
SD
ATA
_O
UT
R18
C11
Q1
No
Gro
un
dP
lan
eIn
DA
AS
ect
ion
D3
BA
V99
C16
C18
L2
R5
Q3
RE
SE
T#
R19
R15
J1 RJ-
11
1 2 3 4 5 6
R27
R9
+C
23
R7
RV
1
R17
Z1
C35
+
C14
C9
C34
R4
+3.3
VD
C8
C22
L1
R1
C6
C10
D2
AO
UT
R13
U1
Si3
024
21 3 4 5 6 7 8910
1112
13
14
15
16
XO
UT
MC
LK
/XIN
BIT
_C
LK
VD
SD
ATA
_IN
SD
ATA
_O
UT
SY
NC
RE
SE
TA
OU
TID
0C
1A
GN
DVA
ID1
GP
IO_B
GP
IO_A
R29
R21
C3
D1
R6
SY
NC
C1
Z5
C4
C30
C28
Y1
24.5
76
MH
z
Q4
C24
ID0#
+C
12
R10
D4
BA
V99
C25
C13
C19
R22
C7
Fig
ure
12.S
i303
6/38
Typ
ical
Ap
pli
cati
on
Dia
gra
m
AN19
Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • [email protected] • www.skyworksinc.com 13Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 10, 2021
R16
AO
UT
R3
0
SeeNote7
R9
R1
2
C3
1
No
te3
:S
ee
"Rin
ge
rIm
pe
da
nce
"se
ctio
nfo
ro
ptio
na
lC
ze
ch
Re
pu
blic
su
pp
ort
.
C3
2
R4
RV
1
C3
C2
8
+C
14
+C
12
R17
R8
TIP
C3
0
R1
0
R2
FS
YN
Cb
R2
1
R2
8
SD
I
M0
D3
BA
V9
9
R1
R3
10
SeeNote6
VC
C
R2
3
RG
DT
b
No
te4
:S
ee
"Bill
ing
To
ne
De
tectio
n"
se
ctio
nfo
ro
ptio
na
lb
illin
gto
ne
filte
r(G
erm
an
y,S
witze
rla
nd
,S
ou
thA
fric
a).
L2
C7
M1
L1
+
C5
C1
Z4
R19
R6
C6
No
te5
:S
ee
Ap
pe
nd
ixfo
ra
pp
lica
tio
ns
req
uirin
gU
L1
95
03
rde
ditio
nco
mp
lian
ce
.
RE
SE
Tb
C2
0
R2
2
No
te1
:T
his
de
sig
nta
rge
tstw
ob
asic
bu
ilds:
-A
nF
CC
an
dJA
TE
co
mp
lian
td
esig
nu
sin
gth
eS
i30
35
ch
ipse
t.
-A
wo
rld
wid
ed
esig
nu
sin
gth
eS
i30
44
ch
ipse
t.
R1
8
D4
BA
V9
9
C1
8
R5
Z1
FB
1
D2
De
co
up
ling
ca
pfo
rU
1V
D
C8
OF
HK
b
SC
LK
Q1
C4
C2
9
R2
5
Q2
No
te6
:F
or
Si3
03
5d
esig
ns
R2
9is
po
pu
late
dw
ith
a0
oh
mre
sis
tor
an
dR
30
isn
ot
insta
lled
.F
or
Si3
04
4d
esig
ns
R2
9is
no
tin
sta
lled
an
dR
30
isp
op
ula
ted
with
a0
oh
mre
sis
tor.
RIN
G
FC
C1
9
C2
4
Q4
D1
+C
23
R7
De
co
up
ling
ca
pfo
rU
1V
A
MC
LK
Q3
U1
Si3
02
1
1 2 3 4 5 6 7 891
011
12
13
14
15
16
MC
LK
FS
YN
CS
CL
KV
DS
DO
SD
IF
CR
ES
ET
AO
UT
M1
C1
AG
ND
VA
M0
RG
DT
OF
HK
No
te7
:P
lea
se
refe
rto
Ap
pe
nd
ixB
for
info
rma
tio
nre
ga
rdin
gth
ein
sta
llatio
no
fL
1a
nd
L2
.
R2
7
C9
No
Gro
un
dP
lan
eIn
DA
AS
ectio
n
Z5
SOICPinout
C2
2
C1
0
R15
R1
3
U2
Si3
01
2/5
1 2 3 4 5 6 7 891
011
12
13
14
15
16
TS
TA
/QE
2T
ST
B/D
CT
IGN
DC
1B
RN
G1
RN
G2
QB
QE
VR
EG
NC
/VR
EG
2N
C/R
EF
DC
T/R
EX
T2
RE
XT
RX
NC
/FIL
TT
X/F
ILT
2
R2
9
C11
SD
O
FB
2
C2
5
C2
R2
6
RV
2
C1
3
C1
6
R2
4
No
te2
:R
12
,R
13
an
dC
14
are
on
lyre
qu
ire
dif
co
mp
lex
AC
term
ina
tio
nis
use
d(A
CT
bit
=1
).
R11
Fig
ure
13.S
i304
4/35
Typ
ical
Ap
pli
cati
on
Dia
gra
m
AN19
14 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • [email protected] • www.skyworksinc.comRev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 10, 2021
L1
R2
Q4
C10
FB
2
J1
RJ-1
1
1 2 3 4 5 6
Q2
SD
ATA
_IN
C3
R7
Y1
24
.57
6M
Hz
C4
BIT
CLK
Q1
D1
Q3
L2
R1
9 D2
D4
BA
V99
C2
5
R30
R9
R6
R1
No
te1
:T
his
de
sig
nta
rge
tstw
ob
asic
bu
ilds:
-A
nF
CC
an
dJA
TE
co
mp
lian
td
esig
nu
sin
gth
e
Si3
04
6ch
ipse
t.
-A
wo
rld
wid
ed
esig
nu
sin
gth
eS
i30
48
ch
ipse
t.
No
te2
:R
12
,R
13
an
dC
14
are
on
lyre
qu
ire
dif
co
mp
lex
AC
term
ina
tio
nis
use
d(A
CT
bit
=1
).
No
te3
:S
ee
"Rin
ge
rIm
pe
da
nce
"se
ctio
nfo
r
op
tio
na
lC
ze
ch
Re
pu
blic
su
pp
ort
.
No
te4
:S
ee
"Bill
ing
To
ne
De
tectio
n"
se
ctio
nfo
r
op
tio
na
lb
illin
gto
ne
filte
r(G
erm
an
y,S
witze
rla
nd
,
So
uth
Afr
ica
).
No
te5
:S
ee
Ap
pe
nd
ixA
for
ap
plic
atio
ns
req
uirin
g
UL
19
50
3rd
ed
itio
nco
mp
lian
ce
.
No
te6
:F
or
Si3
04
6d
esig
ns
R2
9is
po
pu
late
dw
ith
a0
oh
mre
sis
tor
an
dR
30
isn
ot
insta
lled
.F
or
Si3
04
8d
esig
ns
R2
9is
no
tin
sta
lled
an
dR
30
is
po
pu
late
dw
ith
a0
oh
mre
sis
tor.
No
te7
:R
efe
rto
Ap
pe
nd
ixB
for
info
rma
tio
n
reg
ard
ing
L1
an
dL
2.
C2
4
C3
0
C8
No
Gro
und
Pla
ne
InD
AA
Section
R23
C2
C19
R8
SY
NC
U1
Si3
02
5
21 3 4 5 6 7 891
011
12
13
14
15
16
XO
UT
MC
LK
/XIN
BIT
_C
LK
VD
SD
ATA
_IN
SD
ATA
_O
UT
SY
NC
RE
SE
TA
OU
T/E
_D
ATA
ID0
/PR
I_D
N#
C1
AG
ND
VA
ID1
/SD
ATA
_IN
1G
PIO
_B
/E_
CL
K/S
D1
_E
NG
PIO
_A
RV
2
C2
0
R21
C7
Z5
C28
C16
R28
C3
1
R1
7
R15
U2
Si3
012/4
1 2 3 4 5 6 7 8910
11
12
13
14
15
16
TS
TA
/QE
2T
ST
B/D
CT
IGN
DC
1B
RN
G1
RN
G2
QB
QE
VR
EG
NC
/VR
EG
2N
C/R
EF
DC
T/R
EX
T2
RE
XT
RX
NC
/FIL
TT
X/F
ILT
2
RE
SE
T#
R1
6
Se
eN
ote
7
C3
4
C3
2
+
C14
C6
C29
R11
+3.3
VD
Z4
R4
R5
+C
12
C22
R2
7
See
Note
6
ID1
#
R18
R22
R13
C3
5
Z1
R12
+ C5
C13
C18
C1
D3
BA
V9
9
FB
1
R10
SD
ATA
_O
UT
+C
23
RV
1
C9
R24
ID0#
AO
UT
R29
C11
Fig
ure
14.S
i304
6/48
Typ
ical
Ap
pli
cati
on
Dia
gra
m
AN19
Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • [email protected] • www.skyworksinc.com 15Rev. 1.1 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 10, 2021
NOTES:
Copyright © 2021 Skyworks Solutions, Inc. All Rights Reserved.Information in this document is provided in connection with Skyworks Solutions, Inc. (“Skyworks”) products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.
No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks’ Terms and Conditions of Sale.
THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED “AS IS” WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.
Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks’ published specifications or parameters.
Skyworks, the Skyworks symbol, Sky5®, SkyOne®, SkyBlue™, Skyworks Green™, Clockbuilder®, DSPLL®, ISOmodem®, ProSLIC®, and SiPHY® are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.
Portfoliowww.skyworksinc.com
Qualitywww.skyworksinc.com/quality
Support & Resourceswww.skyworksinc.com/support
Connecting Everyone
and Everything,
All the Time
Skyworks Solutions, Inc. | Nasdaq: SWKS | [email protected] | www.skyworksinc.comUSA: 781-376-3000 | Asia: 886-2-2735 0399 | Europe: 33 (0)1 43548540 |